

TMS320C6678 EVM Board for TI


Product name : DSPM-8301E

Rev. A101-1

PCB PN : 19C2830100

Project Code :

**PCB Thickness : 62 mils(1.6mm)
12 Layers**



DISCLAIMER: THIS CIRCUIT DESIGN IS PROVIDED AS REFERENCE ONLY, WITHOUT WARRANTY EXPRESSED OR IMPLIED. THE USER IS ENCOURAGED TO PERFORM ALL DUE DILIGENCE WITH RESPECT TO DESIGN AND ANALYSIS.

Copyright (C) 2010 Texas Instruments Incorporated. All rights reserved. This document is proprietary to TI and is intended solely for use by TI and its customers. This document is not to be reproduced, distributed, or disclosed to other parties in its entirety or in part without the express written consent of TI.

TI Information - Selective Disclosure
Texas Instruments
20450 Century Blvd
Germantown, MD 20874
USA


TITLE & TABLE OF CONTENTS

Page	Description
01	COVER PAGE
02	TITLE & TABLE OF CONTENTS
03	BLOCK DIAGRAM_AMC
04	POWER SEQUENCE
05	POWER CONSUMPTION
06	POWER DISTRIBUTION
07	CLOCK DIAGRAM
08	FPGA_BLOCK
09	BUS Management Map
10	AMC GF
11	MMC
12	DSP_SERDES_PORTS
13	DSP_DDR3
14	DSP_EMIF
15	DSP_JTAG_EMU_TSIP
16	DSP_MISC
17	DSP_CLOCK_Smart Reflex
18	DSP_POWERA
19	DSP_POWERB
20	DSP_POWERC
21	DSP_GND
22	CLOCK_GEN1
23	CLOCK_GEN2
24	DDR3
25	DDR3_ECC
26	USB-JTAG
27	Gigabit Ethernet PHY
28	RJ45
29	Connectors for HyperLink & Debug
30	FPGA_XC3S200AN_A

Page	Description
31	FPGA_XC3S200AN_B
32	FPGA_XC3S200AN_C
33	Power ucd9222
34	Power_1.2V/1.8V/2.5V/0.75V
35	Power_VCC5 / VCC3V3_AUX
36	Power VCC1V5
37	History_0
38	
39	

BLOCK DIAGRAM_AMC

AMC Board




Miscellaneous I/O 80 Pin conn. Signal

AMC Port mapping

PIN	Port mapping
02	EMIFA00
04	EMIFA01
06	EMIFA02
08	EMIFA03
10	EMIFA04
12	EMIFA05
14	EMIFA06
16	EMIFA07
18	EMIFA08
20	EMIFA09
22	EMIFA10
24	EMIFA11
26	EMIFA12
28	EMIFA13
30	EMIFA14
32	EMIFA15
34	EMIFA16
36	EMIFA17
38	EMIFA18
40	EMIFA19

PIN	Port mapping
42	EMIFA20
44	EMIFA21
46	EMIFA22
48	EMIFA23
50	GPI000
52	GPI001
54	GPI002
56	GPI003
58	GPI004
60	GPI005
62	GPI006
64	GPI007
66	GPI008
68	GPI009
70	GPI010
72	GPI011
74	GPI012
76	GPI013
78	GPI014
80	GPI015



PIN	Port mapping
01	GND
03	SDA
05	SCL
07	EMIFD0
09	EMIFD1
11	EMIFD2
13	EMIFD3
15	EMIFD4
17	EMIFD5
19	EMIFD6
21	EMIFD7
23	EMIFD8
25	EMIFD9
27	EMIFD10
29	EMIFD11
31	EMIFD12
33	EMIFD13
35	EMIFD14
37	EMIFD15
39	EMIFCE1Z

PIN	Port mapping
41	EMIFCE2Z
43	EMIFBE0z
45	EMIFBE1z
47	EMIFOEz
49	EMIFWEz
51	EMIFRnW
53	EMIFWAIT1
55	TIMIO
57	TIMOO
59	TIMI1
61	TIMO1
63	SSPMISO
65	SSPMOSI
67	SSPCS1
69	SSPCK
71	UARTTXD
73	UARTRXD
75	UARTRTS
77	UARTCTS
79	GND

PIN	Port mapping
TCLKA	TSIP_CLK0
TCLKB	TSIP_CLK1
FCLKA	100MHz
00	SGMII
01	
02	
03	
04	PCI-E_1
05	PCI-E_2
06	
07	
08	SRI0_1
09	SRI0_2
10	SRI0_3

PIN	Port mapping
11	SRI0_4
12	TSIP0 [0..3]
13	TSIP1 [0..3]
14	
15	Alternate I2C link
16	
TCLKC	TSIP_FS0
TCLKD	TSIP_FS1
17	
18	
19	
20	

Power Sequence

Label	Time	Description
T0	1ms	S2 plane power stable to S3 enable signal assertion

VCC3V3_MP_AMC		
S0	MMC	VCC3V3_MP
S1		VCC12
S2	Other FT2232H XC3S200AN	VCC3V3_AUX
S3	XC3S200AN	VCC1V8_AUX
S4	88E1111 XC3S200AN	VCC1V2
S5		PMBUS & UCD9222_ENA1
S6	DSP TMS320C6678	CVDD
S7		UCD9222_VID2 & UCD9222_ENA2
S8	DSP TMS320C6678	VCC1V0
S9		VCC1V8_EN
S10	DSP TMS320C6678	VCC1V8
S11		VCC1V5_EN
S12	DDR3 DSP TMS320C6678	DDR3 SDRAM VCC1V5
S13		VCC0V75_EN
S14	DDR3 DSP TMS320C6678	DDR3 Vref VCC0V75
S15		VCC2V5_EN
S16	88E1111	VCC2V5
S17		VCC5_EN
S18	XDS560V2 Mazzenine Board	VCC5

RESET# including peripherals.

POR#

RESETFULL#

RESETSTAT#

REFCLKP&N by REFCLK2_PD#

CLOCK2_PLL_LOCK

DDRCLKP&N by REFCLK3_PD#

CLOCK3_PLL_LOCK

XILINX_XC3S200AN
1.2V_AUX (VCCINT)
1.8V_AUX (VCC1V8_AUX)
3.3V_AUX (VCCAUX)


DSP
TMS320C6678
VCC1V0 Scaled/(CVDD)
VCC1V8 Fixed/(CVDD1)
VCC1V8/(DVDD18)
1.5V/(DDR3_IO)
0.75V/(DDR3_Vref)

88E1111 (PHY)
2.5V
1.2V

XILINX_XC3S200AN

DSP
TMS320C6678


88E1111



Power Sequence

Reset Sequence

CLK Sequence




There is no specific power-up nor power-down sequence.

There is no specific power-up nor power-down sequence.

POWER CONSUMPTION

		V	I	Qty	Isub.	Efficiency	Max. Power Design			Operating (for Thermal)		Note
							Pd (W)	I12V	I3vsb	Utilization	Pd (W)	
	CVDD (12V-->1.0V)				8.000			0.741				UCD9222 + UCD7242
	TMS320C6678	1.00	8.000	1	8.000	90%	8.889	0.741	x	70%	6.222	
	VCC1V0 (12V-->1.0V)				5.000			0.463				
	TMS320C6678	1.00	5.000	1	5.000	90%	5.556	0.463	x	70%	3.889	
	VCC1V5 (12V-->1.5V)				2.300			0.319				TPS54620
	TMS320C6678	1.50	0.850	1	0.850	90%	1.417	0.118	x	70%	0.992	
	DDR3	1.50	0.240	5	1.200	90%	2.000	0.167	x	100%	2.000	
	VCC0V75 (VTT for DDR3) 1.5V-->0.75V							x				TPS51200
	DDR3	0.75	0.050	5	0.250	45%	0.417	0.035	x	70%	0.292	
	VCC3V3_AUX (12V-->3.3V_AUX)				2.484			0.748				TPS54620
	FPGA	3.30	0.024	1	0.024	85%	0.093	0.008	x	70%	0.065	
	XDS560V2 Mazzenine Board	3.30	0.300	1	0.300	85%	1.165	0.097	x	70%	0.815	
	FT2232H	3.30	0.210	1	0.210	85%	0.815	0.068	x	70%	0.571	
	Others	3.30	0.660	1	0.660	85%	2.562	0.214	x	70%	1.794	
	VCC1V8_AUX (3.3V_AUX-->1.8V_AUX)							x				TPS73701DCQ
	FPGA	1.80	0.200	1	0.200	46%	0.783	0.065	x	70%	0.548	
	Others	1.80	0.100	1	0.100	46%	0.391	0.033	x	70%	0.274	
	VCC1V8 (3.3V_AUX-->1.8V)							x				TPS73701DCQ
	TMS320C6678	1.80	0.330	1	0.330	46%	1.291	0.108	x	70%	0.904	
	FT2232H	1.80	0.075	1	0.075	46%	0.293	0.024	x	70%	0.205	
	VCC1V2_AUX (3.3V_AUX-->1.2V_AUX)							x				TPS73701DCQ
	FPGA	1.20	0.125	1	0.125	30%	0.500	0.042	x	70%	0.350	
	88E1111	1.00	0.250	1	0.250	90%	0.278	0.023	x	70%	0.194	
	VCC2V5 (3.3V_AUX-->2.5V)							x				TPS73701DCQ
	88E1111	2.50	0.210	1	0.210	65%	0.808	0.067	x	70%	0.565	
	VCC5 (12V-->5V)				1.000			0.490				TPS54231
	XDS560V2 Mazzenine Board	5.00	1.000	1	1.000	85%	5.882	0.490	x	70%	4.118	
	VCC3V3_MP_AMC (150mA)				0.048			x	0.048			
	MMC_MSP430	3.30	0.048	1	0.048	100%	0.158	x	0.048	70%	0.111	
	Total power consumption						Pmax.	I12V	I3VSB		Pop.	
							33.298	2.762	0.096		23.909	

POWER DISTRIBUTION



XILINX_XC3S200AN
1.2V_AUX/ 0.125A (VCCINT)
3.3V_AUX/ 0.024A (VCCAUX)

DSP
TMS320C6678
VCC1V0 / 8A Scaled/(CVDD)
VCC1V0 / 5A Fixed/(CVDD1)
VCC1V8 / 0.33A (DVDD18)
1.5V / 0.85A (DDR3_IO)
0.75V/(DDR3_Vref)

DDR3
1.5V / 1.2A (DDR3_VDD)
0.75V / 0.25A (DDR3_Vref)

88E1111 (PHY)
2.5V / 0.21A
1.2V / 0.25A

FT2232H(USB-JTAG)
3.3V / 0.21A


RS232
3.3V

FLASH
1.8V


SPI NOR FLASH
1.8V

XDS560V2
Mazzenine Board
5.0V / 1A
3.3V / 0.3A


CLOCK DIAGRAM




FPGA_BLOCK





Management Map




Front panel and ESD Strip










OVP: $\sim 12.7V + 0.6V = \sim 13.3V$



Power for MSP430



MMC JTAG




SPI I/F for Advantech FPGA debugging.

The NU resistors on these connections to the MSP430 are for debug use only and will be used only with the shunts removed from pins 1 and 2 of CN7





SRIO



Caution!

"Place ALL SERDES DC-blocking caps on top layer adjacent to the DSP's RX pins so that there are no additional vias"


SGMII





PCIE



HyperLink



"The HyperLink routes must have a maximum of 2 vias and no via stubs – top layer routing recommended"



0 0	Fastest
1 0	Fast
0 1	Slow
1 1	Slowest

DSPIN

DSP_EMIFD0	(B)	DSP_EMIFD0	Y27	EMIFD00
DSP_EMIFD1	(B)	DSP_EMIFD1	A359	EMIFD01
DSP_EMIFD2	(B)	DSP_EMIFD2	A429	EMIFD02
DSP_EMIFD3	(B)	DSP_EMIFD3	Y28	EMIFD03
DSP_EMIFD4	(B)	DSP_EMIFD4	A429	EMIFD04
DSP_EMIFD5	(B)	DSP_EMIFD5	A827	EMIFD05
DSP_EMIFD6	(B)	DSP_EMIFD6	A428	EMIFD06
DSP_EMIFD7	(B)	DSP_EMIFD7	A428	EMIFD07
DSP_EMIFD8	(B)	DSP_EMIFD8	Y29	EMIFD08
DSP_EMIFD9	(B)	DSP_EMIFD9	A828	EMIFD09
DSP_EMIFD10	(B)	DSP_EMIFD10	A430	EMIFD10
DSP_EMIFD11	(B)	DSP_EMIFD11	Y29	EMIFD11
DSP_EMIFD12	(B)	DSP_EMIFD12	A829	EMIFD12
DSP_EMIFD13	(B)	DSP_EMIFD13	A830	EMIFD13
DSP_EMIFD14	(B)	DSP_EMIFD14	A830	EMIFD14
DSP_EMIFD15	(B)	DSP_EMIFD15	A430	EMIFD15

DSP_EMIFWAIT0

DSP_EMIFWAIT1

VCC1V8

R183

4.7K

T29

EMIFWAIT0

EMIFWAIT1

EMIFA00	T27	DSP_EMIFA00	(OUT)	DSP_EMIFA00	(29)
EMIFA01	T24	DSP_EMIFA01	(OUT)	DSP_EMIFA01	(29)
EMIFA02	U29	DSP_EMIFA02	(OUT)	DSP_EMIFA02	(29)
EMIFA03	T25	DSP_EMIFA03	(OUT)	DSP_EMIFA03	(29)
EMIFA04	U27	DSP_EMIFA04	(OUT)	DSP_EMIFA04	(29)
EMIFA05	U28	DSP_EMIFA05	(OUT)	DSP_EMIFA05	(29)
EMIFA06	U25	DSP_EMIFA06	(OUT)	DSP_EMIFA06	(29)
EMIFA07	U24	DSP_EMIFA07	(OUT)	DSP_EMIFA07	(29)
EMIFA08	V28	DSP_EMIFA08	(OUT)	DSP_EMIFA08	(29)
EMIFA09	V29	DSP_EMIFA09	(OUT)	DSP_EMIFA09	(29)
EMIFA10	V27	DSP_EMIFA10	(OUT)	DSP_EMIFA10	(29)
EMIFA11	V26	DSP_EMIFA11	(OUT)	DSP_EMIFA11	(29)
EMIFA12	V25	DSP_EMIFA12	(OUT)	DSP_EMIFA12	(29)
EMIFA13	W24	DSP_EMIFA13	(OUT)	DSP_EMIFA13	(29)
EMIFA14	W28	DSP_EMIFA14	(OUT)	DSP_EMIFA14	(29)
EMIFA15	W27	DSP_EMIFA15	(OUT)	DSP_EMIFA15	(29)
EMIFA16	W29	DSP_EMIFA16	(OUT)	DSP_EMIFA16	(29)
EMIFA17	W26	DSP_EMIFA17	(OUT)	DSP_EMIFA17	(29)
EMIFA18	W25	DSP_EMIFA18	(OUT)	DSP_EMIFA18	(29)
EMIFA19	W24	DSP_EMIFA19	(OUT)	DSP_EMIFA19	(29)
EMIFA20	W23	DSP_EMIFA20	(OUT)	DSP_EMIFA20	(29)
EMIFA21	Y29	DSP_EMIFA21	(OUT)	DSP_EMIFA21	(29)
EMIFA22	Y28	DSP_EMIFA22	(OUT)	DSP_EMIFA22	(29)
EMIFA23	Y23	DSP_EMIFA23	(OUT)	DSP_EMIFA23	(29)

EMIFCE0Z	P25	R236	22	DSP_EMIFCE0Z	(29)
EMIFCE1Z	P27	R246	22	DSP_EMIFCE1Z	(29)
EMIFCE2Z	P28	R246	22	DSP_EMIFCE2Z	(29)
EMIFCE3Z	P25	R246	22	DSP_EMIFCE3Z	(29)

EMIFBE0Z	R24	DSP_EMIFBE0Z	(OUT)	DSP_EMIFBE0Z	(29)
EMIFBE1Z	R23	DSP_EMIFBE1Z	(OUT)	DSP_EMIFBE1Z	(29)


EMIFWEZ	P24	DSP_EMIFWEZ	(OUT)	DSP_EMIFWEZ	(29)
EMIFOEZ	P26	DSP_EMIFOEZ	(OUT)	DSP_EMIFOEZ	(29)

EMIFRNW	P26	DSP_EMIFRNW	(OUT)	DSP_EMIFRNW	(29)
---------	-----	-------------	-------	-------------	------


EMIF16

pinout_rev0_3_2_customer



U1_TMS320C6878





TSIP0, 1




GPIO




Reset Control



Reserved




DSP CLOCK





"All DC-blocking capacitors to be placed near DSP to keep connecting routes short and minimize vias"



Smart Reflex








1.8V








1.5V




0.9V - 1.1V (Smart Reflex)









VCC1V0




1.0V & 1.5V for Serdes




Place near to DSP pins

















CLOCK GEN1






CLOCK GEN2





CO-LAYOUT ECC Populated for 2Gb size.





88E1111 Device Pin to Configuration Bit Mapping

Pin	Bit[2]	Bit[1]	Bit[0]
CONFIG0	PHYADR[2]	PHYADR[1]	PHYADR[0]
CONFIG1	ENA_PAUSE	PHYADR[4]	PHYADR[3]
CONFIG2	ANEG[3]	ANEG[2]	ANEG[1]
CONFIG3	ANEG[0]	ENA_XC	DIS_125
CONFIG4	HWCFG_MODE[2]	HWCFG_MODE[1]	HWCFG_MODE[0]
CONFIG5	DIS_FC	DIS_SLEEP	HWCFG_MODE[3]
CONFIG6	SEL_TWSI	INT_POL	75/50 OHM






Pin to Constant Mapping

Pin	Bit[2:0]
VDDO	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED_DUPLEX	011
LED_RX	010
LED_TX	001
VSS	000



CONFIG Pin Connection

Pin	LED Pin Connection	Hardware Configuration Bit Setting	PHY Configuration
CONFIG0	001	LED_TX	PHY Address bit[2:0] 001
CONFIG1	100	LED_LINK1000	Enable Pause ,PHY Address bit[4:3] = 00
CONFIG2	111	VDDO	Auto-Neg advertise all capabilities ,prefer Master
CONFIG3	011	LED_DUPLEX	Enable MDI crossover, disable 125CLK
CONFIG4	100	LED_LINK1000	SGMII without Clock with SGMII Auto-Neg to copper
CONFIG5	110	LED_LINK10	Disable fiber /copper Auto-detect, Disable sleep
CONFIG6	000	VSS	Select MDIO interface, INT signal active high, 50 ohm SERDES


PHY Address = 0x01



Heatsink Holes





IPASS+HD for HyperLink Bus connection



Pin Header for debug




the interfaces on the 80-pin header are all 1.8V LVCMOS except for the UART which is 3.3V LVCMOS





PUDC:
 User I/O Pull-Up Control. When Low during configuration, enables pull-up resistors in all I/O pins to respective I/O bank VCCO input.
 0: Pull-ups during configuration
 1: No pull-ups

default value : TBD



DIP Switch	DSP	Boot Mode	Primary Function	
			Pull Up	Pull Down
BM_GPIO0	GPIO0	LENDIAN	Little Endian	Big Endian
BM_GPIO1	GPIO1	BOOTMODE00	Boot Device	
BM_GPIO2	GPIO2	BOOTMODE01	Boot Device	
BM_GPIO3	GPIO3	BOOTMODE02	Boot Device	
BM_GPIO4	GPIO4	BOOTMODE03	Device Cfg	
BM_GPIO5	GPIO5	BOOTMODE04	Device Cfg	
BM_GPIO6	GPIO6	BOOTMODE05	Device Cfg	
BM_GPIO7	GPIO7	BOOTMODE06	Device Cfg	
BM_GPIO8	GPIO8	BOOTMODE07	Device Cfg	
BM_GPIO9	GPIO9	BOOTMODE08	Device Cfg	
BM_GPIO10	GPIO10	BOOTMODE09	Device Cfg	
BM_GPIO11	GPIO11	BOOTMODE10	PLL Multiplier/12C	
BM_GPIO12	GPIO12	BOOTMODE11	PLL Multiplier/12C	
BM_GPIO13	GPIO13	BOOTMODE12	PLL Multiplier/12C	
BM_GPIO14	GPIO14	PCISSMODE0	Endpt/RootComplex	
BM_GPIO15	GPIO15	PCISSMODE1	Endpt/RootComplex	

<i>BM_GPIO</i>	<i>BOOT Device</i>	<i>NOTE</i>
<i>0 0 0</i>	<i>EMIF16</i>	
<i>0 0 1</i>	<i>sRIO</i>	
<i>0 1 0</i>	<i>SMGII</i>	<i>PA driven from core clk</i>
<i>0 1 1</i>	<i>SGMII</i>	<i>PA driver from PA clk</i>
<i>1 0 0</i>	<i>PCle</i>	
<i>1 0 1</i>	<i>I2C</i>	
<i>1 1 0</i>	<i>SPI</i>	
<i>1 1 1</i>	<i>HyperLink</i>	





<i>BM_GPIO</i> [10:4]	<i>Device Configuration Field</i>	<i>The device configuration fields GPIO[10:4] are used to configure the boot peripheral and, therefore, the bit definitions depend on the boot mode.</i>
--------------------------	-----------------------------------	--

BM_GPIO 13 12 11	INPUT CLK (MHz)	CorePac System PLL Configuration
0 0 0	50.00	
0 0 1	66.67	
0 1 0	80.00	PA driven from core clk
0 1 1	100.00	PA driver from PA clk
1 0 0	156.25	
1 0 1	250.00	
1 1 0	312.50	
1 1 1	122.88	


BM_GPIO[15:14] INPUT	Description
00b	PCIe in End-point mode
01b	PCIe in Legacy End-point mode(no support for MSI)
10b	PCIe in Legacy Root complex mode

Input	Description
0	Initial state of the power domain and the clock domain for PCIe subsystem is disabled
1	Initial state of the power domain and the clock domain for PCIe subsystem is enabled




FPGA JTAG



During Configuration :
Must be High to allow
configuration to start.



For boundary scan by pass test



Always enabling :

BSC_JTAG_RST# --> FPGA_JTAG_RST#.
BSC_JTAG_TCK --> FPGA_JTAG_TCK

When BSC_EN# = 1:

JTAG port (CN10) is only for FPGA debug
and programming.

BSC_JTAG_TDO --> FPGA_JTAG_TDI
BSC_JTAG_TDI <-- FPGA_JTAG_TDO
BSC_JTAG_TMS --> FPGA_JTAG_TMS

When BSC_EN# = 0:

JTAG port (CN10) is a boundary scan feature.
The sequence is FPGA, 88E1111, then UCD9222.

BSC_JTAG_TCK --> FPGA_JTAG_TCK
BSC_JTAG_TCK --> 9222_JTAG_TCK
BSC_JTAG_TMS --> PHY_9222_JTAG_TMS
BSC_JTAG_TCK --> PHY_JTAG_TCK
BSC_JTAG_TDO --> FPGA_JTAG_TDI
FPGA_JTAG_TDO --> PHY_JTAG_TDI
PHY_JTAG_TDO --> 9222_JTAG_TDI
9222_JTAG_TDO --> BSC_JTAG_TDI

CVDD / VCC1V0


UCD9222_PG1 R418 10K 1%
UCD9222_PG2 R419 10K 1%

PMBus Address Bins


PMBus Address	PMBus RESISTANCE (K ohm)
OPEN	--
11	205
10	178
9	154
8	133
7	115
6	100
5	86.6
4	75
3	64.9
2	56.2
1	48.7
0	42.2
SHORT	--

The component need next to UCD9222

PMBUS Address
=>78 (6*12+6)



The component need next to UCD9222



Corresponding "EA" Pins MUST be routed as differential signals and connected next to DSP for specific rails

Series resistors on EA nets to be placed at the load for proper voltage feedback.

Each 22uF Cin cap needs to tightly coupled to Vin and PGND of the UCD7242.

+++output capacitor Calculation for VCC1V0+++


$$V_{PPQ} \approx \frac{\Delta I}{8 \times C \times f_s}$$

(VPPQ=10mV)

$$C = 5 / (10m \times 8 \times 750k)$$

$$C = 83.3\mu F$$

1.0V@ 5A





+++Inductor Calculation for VCC1V0+++

$$L = \frac{V_{IN} - V_{OUT}}{\Delta I} \times \frac{D}{f_s}$$


$$L = (12 - 1) / 5 \times (1/12) / 750K$$

$$L = (11 / 5) \times (0.083 / 750K)$$

$$L = 0.243 \mu H$$



DSP Vcore @8A



+++output capacitor Calculation for VCC1V0+++

$$V_{PPQ} \approx \frac{\Delta I}{8 \times C \times f_s}$$

(VPPQ=10mV)

$$C = 8 / (10m \times 8 \times 750k)$$

$$C = 133.3\mu F$$

+++Inductor Calculation for CVDD+++


$$L = \frac{V_{IN} - V_{OUT}}{\Delta I} \times \frac{D}{f_s}$$

$$L = (12 - 1) / (8) \times (1/12) / 750K$$


$$L = (11 / 8) \times (0.083 / 750K)$$

$$L = 0.152 \mu H$$


VCC1V2




VCC1V8_AUX




VCC2V5



VCC1V8



VCC0V75




VCC3V3_AUX

Assume 90% Pe,
 $I_{in} = (3.3V * 2.58A) / 90\% / 12V = 788mA$

12V@0.79A

3.3V_AUX @2.585A



$$V_{out} = 0.8 \text{ V} * (R1/R2 + 1)$$
$$3.3 = 0.8 \text{ V} * (10k/3.1k + 1)$$

(Over all tolerance is 5% ,DC tolerance is 2.5%)

```
+++output capacitor Calculation+++
```

$$C_{out} = (2 * \Delta(I_{out})) / (F_{sw} * \Delta(V_{out}))$$

$$C_{out} = (2 * 2.58) / (1\text{MHz} * 0.0825)$$

$$C_{out} = (5.16) / (82500)$$

Cout=63uF

Reference Capacitor=100uF

```
+++Inductor Calculation+++      (KIND=0.3)
```

$$L = ((V_{in(max)} - V_{out}) / I_{out} * K_{ind})) * (V_{out} / (V_{in(max)} * F_{sw}))$$

$$L = ((12.6 - 3.3)/2.58 * Kind) * (3.3 / (12.7 * 1MHz))$$

$$I = (9.3/2.58 * 0.3) * (3.3 / (12.7M))$$

$$L = 3.12 \mu H$$

Reference


Reference Inductor 3.3uH

VCC5

Assume 80% Pe,
 $I_{in} = (5V * 1A) / 80\% / 12V = 520mA$

12V@0.52A

5V @1A



$$V_{out} = 0.8 \text{ V} \cdot (R_1/R_2 + 1)$$

$$5 = 0.8 \text{ V} \cdot (10\text{k}/1.87\text{k} + 1)$$

```
+++output capacitor Calculation+++
```

$$C_{O_min} = 1 / (2 \times \pi \times R_o \times F_{CO_max})$$

$$C_{out} = 1 / (2 * 3.14 * 5 * 25K)$$

Cout=1.3 uf

Reference Capacitor=100uF

+++Inductor Calculation+++ (KIND=0.3)

$$L = ((V_{in(max)} - V_{out}) / I_{out} * K_{ind}) * (V_{out} / (V_{in(max)} * F_{sw}))$$


$$L = ((12.6 - 5)/1 * K_{ind}) * (5 / (12.7 * 570K))$$

$$L = ((7.6 / 0.3) * (5 / (7239K)))$$


$$L = (25.3) * (0.69M)$$

$L = 17.5 \mu\text{H}$

Reference Inductor 22uH



VCC1V5



(Over all tolerance is 5% ,DC tolerance is 2.5%)

+++output capacitor Calculation+++
 $C_{out} = (2 * \Delta(I_{out})) / (F_{sw} * \Delta(V_{out}))$
 $C_{out} = (2 * 2.12) / (1MHz * 0.0375)$
 $C_{out} = (4.24) / (37500)$
 $C_{out} = 113uF$
 Reference Capacitor=100uF*2=200uF

+++Inductor Calculation+++ (KIND=0.3)
 $L = ((V_{in(max)} - V_{out}) / I_{out} * Kind) * (V_{out} / (V_{in(max)} * F_{sw}))$
 $L = ((12.6 - 1.5) / 2.12 * Kind) * (1.5 / (12.7M))$
 $L = ((11.1 / 2.12 * 0.3) * (1.5 / (12.7M))$
 $L = (11.1 / 0.636) * (0.12M)$
 $L = 2.09uH$
 Reference Inductor 3.3uH