


TMS320TCI6614 EVM Board for TI

Rev. A101-1 (Alpha2)

PCB PN : 19C2830300

Project Code :

**PCB Thickness : 69 mils(1.75mm)
12 Layers**



NOTE: THESE SCHEMATICS ARE REFERENCE ONLY.
FOR COMMITTED PERFORMANCE AND FUNCTIONALITY
OF THE TMS320TCI6614 DEVICE, PLEASE REFER
TO THE DEVICE DATA MANUAL.

DISCLAIMER: THIS CIRCUIT DESIGN IS
PROVIDED AS REFERENCE ONLY,
WITHOUT WARRANTY EXPRESSED OR
IMPLIED. THE USER IS ENCOURAGED
TO PERFORM ALL DUE DILIGENCE WITH
RESPECT TO DESIGN AND ANALYSIS.

Copyright (C) 2010, 2011 Texas Instruments Incorporated.
All rights reserved. This document is proprietary to TI
and is intended solely for use by TI and its customers.
This document is not to be reproduced, distributed, or
disclosed to other parties in its entirety or in part
without the express written consent of TI.

TI Information - Selective Disclosure
Texas Instruments
12203 SW Freeway
Stafford, TX 77477
USA


TMS320TCI6614 EVM Board for TI

Rev. A101-1 (Alpha2)

PCB PN : 19C2830300

Project Code :

**PCB Thickness : 69 mils(1.75mm)
12 Layers**



NOTE: THESE SCHEMATICS ARE REFERENCE ONLY.
FOR COMMITTED PERFORMANCE AND FUNCTIONALITY
OF THE TMS320TCI6614 DEVICE, PLEASE REFER
TO THE DEVICE DATA MANUAL.

DISCLAIMER: THIS CIRCUIT DESIGN IS
PROVIDED AS REFERENCE ONLY,
WITHOUT WARRANTY EXPRESSED OR
IMPLIED. THE USER IS ENCOURAGED
TO PERFORM ALL DUE DILIGENCE WITH
RESPECT TO DESIGN AND ANALYSIS.

Copyright (C) 2010, 2011 Texas Instruments Incorporated.
All rights reserved. This document is proprietary to TI
and is intended solely for use by TI and its customers.
This document is not to be reproduced, distributed, or
disclosed to other parties in its entirety or in part
without the express written consent of TI.

TI Information - Selective Disclosure
Texas Instruments
12203 SW Freeway
Stafford, TX 77477
USA

TMDXEVM6614LXE Revision Table

TMDXEVM6614LXE Rev 1.0 (Alpha1 / PCB-19C2830300)

Item	Description	Page
A	The UART connector interferes with the XDS560V2 mezzanine card 1. Move the COM1 to backside of PCB and use a 90 degree connector on Alpha 1 and Alpha 2 units 2. Move the COM1 location to fix the interference on Beta PCB	16
B	The footprint pitches of OSC1 (VCTCXO) was incorrect to not fit the assembly of PCB 1. The facility fixed this issue by the processes of PCB assembly on Alpha1 and Alpha2 units 2. Fix the VCTCXO footprint on Beta PCB	27
C	Change the value of R123 to 45.3 ohm	14
D	The power jack was interferred with AMC breakout board and Adpater 1. Move the power jack to backside of PCB to avoid the interference with AMC breakout board on Alpha 1 and Alpha 2 units 2. Rotate the power jack to fix this issue on Beta PCB	11
E	The SW7 of sliding switch, BM_GPIO_16 was missed to connect the FPGA for the SOC boot configurations 1. Take the User_Define bit on SW2 to be the bit of GPIO16 configuration of SOC on Alpha1 and Alpha2 units 2. Route the BM_GPIO16 to pin N3 of FPGA on Beta PCB	32
F	The CDCE62002 do not have built in 100 ohm terminations at inputs 1. Paralle a 100 ohm resistor across the CLK1 sides of the C46 and C51 on Alpha1 and Alpha 2 2. Add the location R597 on Beta PCB	22
G	UCD9222 Enable pins were coupled of the noises when VCC1v0 (UCD74106) had over 2 amps loading. 1. Parallel a 0.1uF capacitor at R102 and R103 to filter the noise on UCD9222_ENA1 and UCD9222_ENA1 (power enabling pins) on Alpha1 and Alpha 2 units 2. Add the locaton C576 and C577 on Beta PCB	34
H	The symbol of the GPS chip in the schematics, TC6000G, was not matched as the spec.It will modify the symbol to match the TC6000G specification on Beta version.	27
I	The GPS EN was not followed by TC6000G timing requirement. It will modify the EN pin controlled by the FPGA for a proper timing on Beta version.	27

TMDXEVM6614LXE Rev 2.0 (Alpha2 / PCB-19C2830300)

Item	Description	Page
A	Change SOC to Rev 1.1 silicon	
B	Alll ECNs were implied on Alpha 2 units	


TITLE & TABLE OF CONTENTS

Page	Description
01	COVER PAGE
02	TMDXEVM6614LE Revision Table
03	TITLE & TABLE OF CONTENTS
04	BLOCK DIAGRAM_AMC
05	POWER SEQUENCE
06	POWER CONSUMPTION
07	POWER DISTRIBUTION
08	CLOCK DIAGRAM
09	FPGA_BLOCK
10	Management Map
11	AMC GF
12	MMC
13	SOC_SRIO_SGMII_PCIE_MCM
14	SOC_DDR3
15	SOC_JTAG_EMU_AIF
16	SOC_MISC
17	SOC_AIF
18	SOC CLOCKS & Smart-Reflex VID
19	SOC_POWERA
20	SOC_POWERB
21	SOC_GND
22	CLOCK_GEN1
23	CLOCK_GEN2
24	CLOCK_GEN3
25	DDR3
26	DDR3_ECC
27	GPS & SIM CARD
28	GBE Ethernet PHY
29	RJ45
30	Connectors for MCM & Debug

Page	Description
31	FPGA_XC3S200AN_A
32	FPGA_XC3S200AN_B
33	FPGA_XC3S200AN_C
34	Smart-Reflex AVS
35	Power_1.2V/1.8V/2.5V/0.75V
36	Power_VCC5 / VCC3_AUX
37	Power_VCC1V5

TMS320TCI6614 EVM BLOCK DIAGRAM


AMC Board



Miscellaneous I/O 100 Pin conn. Signal

PIN	Port mapping
02	GND
04	EMIFA00
06	EMIFA01
08	EMIFA02
10	EMIFA03
12	EMIFA04
14	GND
16	EMIFA05
18	EMIFA06
20	EMIFA07
22	EMIFA08
24	EMIFA09
26	GND
28	EMIFA10
30	EMIFA11
32	EMIFA12
34	EMIFA13
36	EMIFA14
38	GND
40	EMIFA15
42	EMIFA16
44	EMIFA17
46	EMIFA18
48	EMIFA19
50	GND

PIN	Port mapping
52	EMIFA20
54	EMIFA21
56	EMIFA22
58	EMIFA23
60	GND
62	GPI000
64	GPI001
66	GPI002
68	GPI003
70	GPI004
72	GPI005
74	GPI006
76	GPI007
78	GPI008
80	GPI009
82	GPI010
84	GPI011
86	GPI012
88	GPI013
90	GPI014
92	GPI015
94	GND
96	CLK2_SYNC
98	CLK3_SYNC
100	GND



PIN	Port mapping
01	GND
03	SDA
05	SCL
07	GND
09	EMIFD0
11	EMIFD1
13	EMIFD2
15	EMIFD3
17	GND
19	EMIFD4
21	EMIFD5
23	EMIFD6
25	EMIFD7
27	GND
29	EMIFD8
31	EMIFD9
33	EMIFD10
35	EMIFD11
37	GND
39	EMIFD12
41	EMIFD13
43	EMIFD14
45	EMIFD15
47	GND
49	EMIFCE1Z

PIN	Port mapping
51	GPI016
53	GND
55	EMIFBE0z
57	EMIFBE1z
59	EMIFOEz
61	EMIFWEz
63	EMIFRNW
65	EMIFWATT1
67	GND
69	TIM0
71	TIM00
73	TIM1
75	TIM01
77	GND
79	SSPMISO
81	SSPMOSI
83	SSPCS3
85	SSPCK
87	GND
89	GND
91	UARTTXD
93	UARTRXD
95	UARTRTS
97	UARTCTS
99	GND

EMIFCE2Z


AMC Port mapping

Port	Port mapping
TCLKA	TCLKA
TCLKB	TCLKB
FCLKA	100MHz
00	SGMII
01	
02	
03	
04	PCI-E_1
05	PCI-E_2
06	
07	
08	SRIO_1
09	SRIO_2
10	SRIO_3

Port	Port mapping
11	SRIO_4
12	
13	
14	
15	
17	AIF_4
18	TCLKC / TCLKD
19	AIF_5
20	AIF_CLK & FS
	Expansion I2C
JTAG	

Power Sequence

Signal	Component	Power Plane
S0	MMC	VCC3V3_MP
S1		VCC12
S2	Other FT2232H XC3S200AN	VCC3V3_AUX
S3	XC3S200AN	VCC1V8_AUX
S4	88E1111 XC3S200AN	VCC1V2
S5		PMBUS & UCD9222_ENA1
S6	SOC TMS320TCI6614	CVDD
S7		PMBUS & UCD9222_ENA2
S8	SOC TMS320TCI6614	VCC1V0
S9		VCC1V8_EN
S10	SOC TMS320TCI6614	VCC1V8
S11		VCC1V5_EN
S12	DDR3 SOC TMS320TCI6614	DDR3 SDRAM VCC1V5
S13		VCC0V75_EN
S14	DDR3 SOC TMS320TCI6614	DDR3 Vref VCC0V75
S15		VCC2V5_EN
S16	88E1111	VCC2V5
S17		VCC5_EN
S18	XDS560V2 Mazzenine Board	VCC5



Power Sequence

Reset Sequence

CLK Sequence

There is no specific power-up nor power-down sequence.

When power on
 VCC_1V0 scaled → VCC_1V0 Fixed
 → VCC1V8 → 1.5V/(DDR3_IO) / 0.75V/(DDR3_Vref)

When power down
 1.5V/(DDR3_IO) / 0.75V/(DDR3_Vref) → VCC1V8 →
 VCC_1V0 Fixed → VCC_1V0 scaled

XILINX_XC3S200AN
 1.2V_AUX (VCCINT)
 1.8V_AUX (VCC1V8_AUX)
 3.3V_AUX (VCCAUX)

SOC TMS320TCI6614
 VCC1V0 Scaled/(CVDD)
 VCC1V0 Fixed/(CVDD1)
 VCC1V8/(DVDD18)
 1.5V/(DDR3_IO)
 0.75V/(DDR3_Vref)

88E1111 (PHY)
 2.5V
 1.2V

XILINX_XC3S200AN


SOC TMS320TCI6614

88E1111

POWER CONSUMPTION

For Power Consumption please refer to TMS320TCI6614 Data Manual
<http://www.ti.com/lit/ds/symlink/tms320tci6614.pdf>

POWER DISTRIBUTION



DDR3
1.5V / 0.24A (VDD)*5 Total:1.2A
0.75V / 0.25A (Vref)

Quad Core SOC
TI_TMS320TC16614
VCC1V0 / 9.75A Scaled/(CVDD)
VCC1V0 / 4.52A Fixed/(CVDD1)
VCC1V5 / 0.15A (DWD16)
1.5V / 0.47A (DDR3_IO)
0.75V/(DDR3_Vref)


RS232
3.3V
XDS560V2
Mazzenine Board
5.0V / 1A
3.3V / 0.3A

EEPROM
3.3V

Micron NAND FLASH
1.8V / 0.02A
NOR FLASH
Standby mode 1.8V/80uA


XILINX_XC3S200AN
1.2V_AUX/ 0.125A (VCCINT)
3.3V_AUX/ 0.024A (VCCAUX)
88E1111 (PHY)
2.5V / 0.21A
1.2V / 0.25A

CLOCK DIAGRAM



FPGA_BLOCK

TMS320TCI6614 EVM (AMC)
XILINX_XC3S200AN-4FTG256C +V3.3




Designed for TI by ADVANTECH DSPM-8303E

TEXAS INSTRUMENTS ADVANTECH


Title: **FPGA_BLOCK**


Size B	Document Number TMS320TCI6614	Rev A101
Date: Tuesday, January 17, 2012	Sheet 9	of 37

Management Map



The NU resistors on these connections to the MSP430 are for debug use only and will be used only with the shunts removed from pins 1 and 2 of CN7





- JTAG
- external RP1CLK
- Expansion I2C
- AIF CLK & FS
- AIF[4:5]
- TCLKD also serves as a 30.72MHz LVDS clock to CLK3
PRI_REF for the AIF synchronization
- TCLKCp/n also serves as the DSP_TIM01 and DSP_TIM01 and 3.3V I/O respectively
- TCLKC_P : output for DSP_TIM01
TCLKC_N : input for DSP_TIM01


- SRIO[1:4]

TCLKB also serves as a 25.0MHz LVDS clock to CLK2 PRI_REF for the HyperLink synchronization.


OVP: $\sim 12.7V + 0.6V = \sim 13.3V$


A101-1

DC jack interference workaround: Move DC Jack to PCB backside.












DC FAN Connet for SOC






Power for MSP430



SPI I/F is for Advantech FPGA debugging.



The NU resistors on these connections to the MSP430 are for debug use only and will be used only with the shunts removed from pins 1 and 2 of CN7

SRIO




Caution!
"Place ALL SERDES DC-blocking caps on top layer adjacent to the SOC's RX pins so that there are no additional vias"


SGMII






PCIE



HyperLink




"The HyperLink routes must have a maximum of 2 vias and no via stubs – top layer routing recommended"




DDR3 Slew-Rate Setting (DDRSLRATE[1:0]):



- 0 0 Fastest
- 1 0 Fast
- 0 1 Slow
- 1 1 Slowest





Place these resistors at the end of the trace.



SOC EMIF & EMU & JTAG




EMU CONN.




Switch for JTAG emulation
 EXT_EMU_DET = 0 --> External / Mezzanine Emulator
 EXT_EMU_DET = 1 --> On board emulation


NAND FLASH



- (11) AMC_JTAG_TCK
- (11) AMC_JTAG_TDI
- (11) AMC_JTAG_TDO
- (11) AMC_JTAG_TMS
- (11) AMC_JTAG_RST#



Power Supply for Daughter Board



Designed for TI by ADVANTECH DSPM8303E


TEXAS INSTRUMENTS ADVANTECH

SOC JTAG_EMU_AIF


Size C Document Number TMS320TC16614 Rev A101

Date: Tuesday, January 17, 2012 Sheet 15 of 37


I2C, TIMER0,1, SPI, UART




GPIO & RSV










Core Control



4M SPI NOR Flash




1M-bit I2C EEPROM




A101-1

UART interference with xds560v2, workaround: Move UART connector to PCB backside and adopt 90D type.











JP-UART(3-5) & (4-6) : UART over 3-Pin Header J5



SOC AIF



SFP CONN







NOTE :
MOD_DEF0 is grounded by the module to indicate that the module is present

SOC CLOCK / RESET

note: keep the signal of RP1CLKP/N_C stubs very short



All blocking capacitors should be placed near SOC to keep connecting routes short and minimize vias



Select Table

SEL	Input Pair Selected
0	IN2/IN1
1	IN1/IN1

(HCSL)

(LVDS)

(31)

(31)

(31)

(31)

(31)

(31)

(31)

(31)

(31)

(31)

(31)

(31)

(31)

(31)

(31)

(31)

(31)

(31)

(31)

(31)

(31)

(31)

(31)



(31)

(31)

(31)


(31)

Default: IN2/CDCE62005









Smart Reflex






DISABLE THIS FUNCTION






1.8V/1.5V





0.85V - 1.05V (CVDD) (Smart Reflex)



Fix_1.0V(VCC1P0)





Designed for TI by ADVANTECH DSPM-8303E




Title
SOC_GND









Size B	Document Number TMS320TCI6614	Rev A101
------------------	---	--------------------

Date: Tuesday, January 17, 2012 Sheet 21 of 37









CLOCK GEN1 (DDR3)





CLOCK GEN2





CLOCK GEN3









*** Data bits can be swapped within the byte lane to ease routing.
* Address/Command/Control/Clock routing must be Fly-By in byte order 0, 1, 2, 3 ECC, 4, 5, 6, 7.**






FOR ECC USE




USIM





GPS




FOR PPS SELECT



FOR ANTENNA CIRCUIT





88E1111 Device Pin to Configuration Bit Mapping

Pin	Bit[2]	Bit[1]	Bit[0]
CONFIG0	PHYADR[2]	PHYADR[1]	PHYADR[0]
CONFIG1	ENA_PAUSE	PHYADR[4]	PHYADR[3]
CONFIG2	ANEG[3]	ANEG[2]	ANEG[1]
CONFIG3	ANEG[0]	ENA_XC	DIS 125
CONFIG4	HWCFG_MODE[2]	HWCFG_MODE[1]	HWCFG_MODE[0]
CONFIG5	DIS_FC	DIS_SLEEP	HWCFG_MODE[3]
CONFIG6	SEL_TWSI	INT_POL	75/50 OHM




Pin to Constant Mapping

Pin	Bit[2:0]
VDDO	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED_DUPLEX	011
LED_RX	010
LED_TX	001
VSS	000


CONFIG Pin Connection

Pin	LED Pin Connection	Hardware Configuration Bit Setting	PHY Configuration
CONFIG0	001	LED TX	PHY Address bit[2:0] 001
CONFIG1	100	LED LINK1000	Enable Pause ,PHY Address bit[4:3] = 00
CONFIG2	111	VDDO	Auto-Neg advertise all capabilities ,prefer Master
CONFIG3	011	LED_DUPLEX	Enable MDI crossover, disable 125CLK
CONFIG4	100	LED LINK1000	SGMII without Clock with SGMII Auto-Neg to copper
CONFIG5	110	LED LINK10	Disable fiber /copper Auto-detect, Disable sleep
CONFIG6	000	VSS	Select MDIO interface, INT signal active high, 50 ohm SERDES


PHY Address = 0x01



RJ45





Heatsink Holes



AMC Hole




On board




(Bottom Side 3mm) Placed Capacitors

IPASS+HD for HyperLink Bus connection




100-pin Expansion Header

the interfaces on the 100-pin header are all 1.8V LVCMOS except for the UART which is 3.3V LVCMOS







NOTE
 TCLKCP/n also serves as the DSP_TIM1
 and DSP_TIM01 and 3.3V I/O respectively
 TCLK_P : output for DSP_TIM1
 TCLK_N : input for DSP_TIM01

- MMC
- PHY 8SE1111
- POWER SEQUENCE
- TCLK [N/P]
- PCIE CLOCK CONTROL
- PCIE CLOCK CONTROL
- POWER SEQUENCE
- POWER UCD9222
- SFP CONTROL
- PCIE CLOCK CONTROL
- Switches RESET
- MMC
- PHY 8SE1111
- AMC TLOCK





TCLKA_P	R417	100	TCLKA_N
FPGA_TCLKB_P	R416	100	FPGA_TCLKB_N
FPGA_TCLKC_P	R428	NL/100	FPGA_TCLKC_N
FPGA_TCLKD_P	R418	100	FPGA_TCLKD_N

Place near to FPGA




PUDC:
 User I/O Pull-Up Control. When Low during configuration, enables pull-up resistors in all I/O pins to respective I/O bank VCCO input.
 0: Pull-ups during configuration
 1: No pull-ups






DEBUG_LED




For BOOT MODE SWITCH

SOC GPIO TO FPGA



A101-1
the signal of user define set to BM_GPIO_16 (software setup)

BOOT STRAP CONFIGURATION



A101-1

BM_GPIO_16 is not connected to FPGA, and so we make a workaround on FPGA code to control GPIO16 with SW2 (user define pin)

CLK Mode

Input	Description
Default_Down	SYSCLK / ALTCORECLK: DSP_DSPLCKSEL = 0 SYSCLK used to clock the core PLL
Default_Down	PASSCLK: FPGA_PACLKSEL = 0 PASSCLK is not used and should be tied to a static state.
	PASSCLK is used as a source for the PA_SS PLL. It must be present before the PA_SS PLL is removed from reset and programmed

Boot Master

BM_GPIO16	Description
0	When the master bit of DEVSTAT is set to 0, the CorePac initiates boot.
1	When the master bit of DEVSTAT is set to 1, the ARM initiates boot

CorePac Boot Device

BM_GPIO	Boot Device	NOTE
3 2 1	Device	
0 0 0	NO BOOT/EMIF16	
0 0 1	sRIO	
0 1 0	SGMII	PA driven from core clk
0 1 1	SGMII	PA driver from PA clk
1 0 0	PCIe	
1 0 1	I2C	
1 1 0	SPI	
1 1 1	HyperLink	

ARM Boot Device

BM_GPIO	1st Boot Device	2nd Boot Device
0 0 0	No Boot	N/A
0 0 1	UART	EMIF16
0 0 1 0	UART	EMIF16/wait
0 0 1 1	UART	NAND
0 1 0 0	Ethernet	EMIF16
0 1 0 1	Ethernet	EMIF16/wait
0 1 1 0	Ethernet	NAND
0 1 1 1	PCIe	EMIF16
1 0 0 0	PCIe	EMIF16/wait
1 0 0 1	PCIe	NAND
1 0 1 0	SPI	EMIF16
1 0 1 1	SPI	EMIF16/wait
1 1 0 0	SPI	NAND
1 1 0 1	EMIF16	NAND
1 1 1 0	NAND/I2C	EMIF16
1 1 1 1	NAND	EMIF16

CorePac Boot Configuration

DIP Switch	SOC	Boot Mode	Function
BM_GPIO_00	GPIO0	Endian	Endian
BM_GPIO [01:03]	GPIO[1:3]	BOOTMODE[00:02]	Boot Device
BM_GPIO [04:05]	GPIO[4:5]	BOOTMODE[03:04]	Reserved
BM_GPIO [06:10]	GPIO[6:10]	BOOTMODE[05:09]	Device Cfg
BM_GPIO [11:13]	GPIO[11:13]	BOOTMODE[10:12]	PLL Multiplier/I2C
BM_GPIO [14:15]	GPIO[14:15]	PCIESSMODE[0:1]	Endpt/RootComplex
BM_GPIO 16	GPIO16	BOOTMODE13	Master

PCIe Mode selection (PCIESSMODE[1:0])

BM_GPIO[15:14] INPUT	Description
00b	PCIe in End-point mode
01b	PCIe in Legacy End-point mode(no support for MSI)
10b	PCIe in Legacy Root complex mode

PLL Settings

BM_GPIO	13 12 11	INPUT	CorePac System PLL Configuration
0 0 0		50.00	
0 0 1		66.67	
0 1 0		80.00	PA driven from core clk
0 1 1		100.00	PA driver from PA clk
1 0 0		156.25	
1 0 1		250.00	
1 1 0		312.50	
1 1 1		122.88	

ARM Boot Configuration

DIP Switch	SOC	Boot Mode	Function
BM_GPIO_00	GPIO0	Endian	Endian
BM_GPIO [01:02]	GPIO[1:2]	BOOTMODE[00:01]	Reserved
BM_GPIO [03:06]	GPIO[3:6]	BOOTMODE[02:05]	Boot Mode Config
BM_GPIO [07:10]	GPIO[7:10]	BOOTMODE[06:09]	Boot Mode Sequence
BM_GPIO [11:13]	GPIO[11:13]	BOOTMODE[10:12]	PLL Cfg
BM_GPIO [14:15]	GPIO[14:15]	PCIESSMODE[0:1]	Endpt/RootComplex
BM_GPIO 16	GPIO16	BOOTMODE13	Master

PCIESSSEN

Input	Description
0	Initial state of the power domain and the clock domain for PCIe subsystem is disabled
1	Initial state of the power domain and the clock domain for PCIe subsystem is enabled





Designed for TI by ADVANTECH DSPM-8303E

TEXAS INSTRUMENTS ADVANTECH


File: **FPGA_XC3S200AN_B**

Size: **C** Document Number: **TMS320TCI6614** Rev: **A101**

Date: Tuesday, January 17, 2012 Sheet: 32 of 37




During Configuration :
Must be High to allow
configuration to start.



CVDD


note: the caps on BPCAP and V33A/ V33D pins need to be placed at the same side with UCD9222 and keep the caps as close as possible.

A101-1
Parallel the 0.1uF capacitor at the R102 and R103 for VCC1V0 DC load failure




Remove other JTAG pins from the boundary scan chain.

PMBUS Address
=> 6*12+6 = 78
=> 0x4Eh





PMBus Address Bins

PMBus Address	PMBus RESISTANCE (K ohm)
OPEN	--
11	205
10	178
9	154
8	133
7	115
6	100
5	86.6
4	75
3	64.9
2	56.2
1	48.7
0	42.2
SHORT	--



Series resistors on EA nets to be placed at the load for proper voltage feedback.

SOC Vcore @TBD



Designed for TI by ADVANTECH DSPM8303E


TEXAS INSTRUMENTS ADVANTECH

File: **Smart_Reflex AVS**

Size	Document Number	Rev
C	TMS320TC16614	A101

Date: Tuesday, January 17, 2012 Sheet 34 of 37

VCC1V2




1.2V @0.38A

$$V_{out} = (R1+R2) / R2 * 1.204$$

$$1.204V = (0+10k) / 10k * 1.204$$

VCC1V8_AUX




1.8V_AUX @0.3A

$$V_{out} = (R1+R2) / R2 * 1.204$$

$$1.805V = (28k+56.2k) / 56.2k * 1.205$$

VCC2V5




2.5V @0.21A

$$V_{out} = (R1+R2) / R2 * 1.204$$

$$2.50V = (39.2k+36.5k) / 36.5k * 1.204$$

VCC1V8




1.8V@TBD

$$V_{out} = (R1+R2) / R2 * 1.204$$

$$1.805V = (28k+56.2k) / 56.2k * 1.205$$

VCC0V75




0.75V @TBD

VCC3V3_AUX

Assume 90% Pe,
 $I_{in} = (3.3V * 2.58A) / 90\% / 12V = 788mA$

12V@0.79A



$$R_{rt} = 48000 \times F_{sw}(\text{kHz})^{(-0.997-2)}$$

$$= 48000 \times 840^{(-0.997-2)}$$

$$\approx 56.2 \text{ (k ohms)}$$

$$V_{out} = 0.8 V * (R1/R2 + 1)$$

$$3.3 = 0.8 V * (10k/3.1k + 1)$$

(Over all tolerance is 5%, DC tolerance is 2.5%)
 +++output capacitor Calculation+++
 $C_{out} = (2 * \Delta I_{out}) / (F_{sw} * \Delta V_{out})$
 $C_{out} = (2 * 3) / (840 \text{kHz} * 0.0825)$
 $C_{out} \approx 87 \mu F$

Reference Capacitor=100uF


(KIND=0.3)
 +++Inductor Calculation+++
 $L = (V_{in} - V_{out}) / (I_{out} * Kind) * (V_{out} / (V_{in} * F_{sw}))$
 $L = ((12 - 3.3) / (3A * 0.3)) * (3.3 / (12 * 840 \text{kHz}))$
 $L = 9.67 * 0.33 \mu$
 $L \approx 3.2 \mu H$

Reference Inductor 3.3uH

VCC5

Assume 80% Pe,
 $I_{in} = (5V * 1A) / 80\% / 12V = 520mA$

12V@0.52A



$$V_{out} = 0.8 V * (R1/R2 + 1)$$

$$5 = 0.8 V * (10k/1.87k + 1)$$

+++output capacitor Calculation+++

$$C_{o_{min}} = 1 / (2 * \pi * R_{DS(on)} * F_{sw_{(max)}})$$

$$C_{out} = 1 / (2 * 3.14 * 5 * 25K)$$


$$C_{out} = 1.3 \mu F$$

Reference Capacitor=100uF


5V @1A

+++Inductor Calculation+++ (KIND=0.3)
 $L = ((V_{in(max)} - V_{out}) / I_{out} * Kind) * (V_{out} / (V_{in(max)} * F_{sw}))$
 $L = ((12.6 - 5) / 1 * Kind) * (5 / (12.7 * 570K))$
 $L = ((7.6 / 0.3)) * (5 / (7239K))$
 $L = (25.3) * (0.69M)$
 $L = 17.5 \mu H$

Reference Inductor 22uH



VCC1V5



$$V_{out} = 0.8 V * (R1/R2 + 1)$$

$$1.52 = 0.8 V * (9.09k / 10k + 1)$$

(Over all tolerance is 5% ,DC tolerance is 2.5%) (KIND=0.3)

+++output capacitor Calculation+++

$$C_{out} = (2 * \Delta I_{out}) / (F_{sw} * \Delta V_{out})$$

$$C_{out} = (2 * 2A) / (840kHz * 0.0375)$$

$$C_{out} = 4 / 31.5k$$

$$C_{out} \approx 127\mu F$$

Reference Capacitor=200uF

+++Inductor Calculation+++

$$L = (V_{in} - V_{out}) / (I_{out} * Kind) * V_{out} / (V_{in} * F_{sw})$$

$$L = (12 - 1.5) / (2A * 0.3) * 1.5 / (12 * 840kHz)$$

$$L = (17.5) * (0.15\mu)$$

$$L \approx 2.63\mu H$$

Reference Inductor 3.3uH