

A Keystone 2 EVM Board for TI


Product name : K2EVM-HK

Rev. A102-1

PCB PN :

Project Code :

**PCB Thickness : 63 mils(1.6mm)
12 Layers**



DISCLAIMER: THIS CIRCUIT DESIGN IS PROVIDED AS REFERENCE ONLY, WITHOUT WARRANTY EXPRESSED OR IMPLIED. THE USER IS ENCOURAGED TO PERFORM ALL DUE DILIGENCE WITH RESPECT TO DESIGN AND ANALYSIS. FOR COMMITTED PERFORMANCE AND FUNCTIONALITY, PLEASE REFER TO THE DEVICE DATA MANUAL.

Copyright (C) 2013 Texas Instruments Incorporated.
All rights reserved.

NOTE: TI Information – Selective Disclosure

NOTE: EVM design supports multiple devices. Check your device datasheet to determine if a given functionality is supported.

K2EVM-HK Revision Table

K2EVM-HK Rev 102-1 (Rev1 / PCB- 19C2830501-01)

Item	Description	Page
1	Stuff R287,R279 to 150 ohm for PCIECLKP/N_M Output Issue	Page.21
2	Cgange R30 value 10 ohm to 56 ohm for LED lightness Cgange R110,R492 value 10 ohm to 120 ohm for LED lightness	Page.36
3	U29 (TI_DAC8550IBDGKT) Change VDD Power Source VCC5 to VCC3V3_AUX Stuff R392 for DAC8550IBDGKT VREF	Page.25
4	R117, R468, R116 changes to 10 ohm for Reduce switching noise on CVDD/CVDD1/CVDDT	Page.40,41
5	Cgange R70 value 10 ohm to 56 ohm for LED lightness	Page.18
6	R586,R409,R611,R317 resistors change 100K to 0 ohm for I2C signal integrity	Page.18
7	Cgange R509 value 12 ohm to 220 ohm for Backlight lightness	Page.38
8	Change C32 33 pf to 10 pf for JTAG ISSUE Add R793 ,C796,C797 close to SOC for SOC_CLK	Page.19
9	CN11,CN12,CN13 Rotation for external CLK Source input	Page.25,27
10	R737.1 & R738.1 link Net name lan0_led_link100 change to lan0_led_link1000 for LAN ISSUE	Page.32
11	VCC2P5 change to VCC2V5 for LAN LED ISSUE	Page.34
12	Add&Reserve R799/R800 4.7K-0402 resistors voltage divider to the actual VBUS pin on the USB connector.	Page.15
13	Add&Reserve R801for each PHY INT go to a separate GPIO	Page.13,32,33
14	Add REF5025AID for DAC correct reference voltage input circiut	Page.15
15	Recommend the following signals: SOC_PORZ (AK4), SOC_TRST (AD1), SOC_RESETz (AD2), RESETFULLz (AD3) to be each connected to three decoupling caps to GND as close as possible to Kepler SOC on pcb: 1nF , 10nF and 100nF. This to prevent invalid duration reset's to be asserted during system ESD stress via system ESD EM pulse.	Page.18,19
16	Add D13/D14/D15 TPD2EUSB30DRTR for USB3.0 TVS	Page.15
17	Changer D9,D11 Schottky diode for Power Drop	Page.36
18	Add C814, R802 for CVDD reduce switching noise. Add C815, R803 for CVDDT reduce switching noise.	Page.40
19	Add CN24 for UCD Initial Flash	Page.43
20	Add B48 bead for VDDUSB	Page.15
21	Change AVDDA15:6 bead for Space and add CAPs	Page.22
22	Add R804 and R805 for SW integration for LOCK == 1 becomes difficult.	Page.19
23	RST_MCU1 now located by USIM socket - since SW is moved 4" away, need to add a new 0.1uF(C827) cap to GND adjacent to U6.1 on net MCU_RESET_SWz.	Page.36
24	MCU JTAG header CN22 now located by USIM socket - since it is moved 4" away, add 10pF(C828) cap to GND adjacent to U4.2 on net BSC_JTAG_TCK.	Page.37
25	Add a small C829 and C830 0.01uF capacitor between pin37 and ground of U10 and U44	Page.40
26	On page 18 of the schematic U26 is not connected correctly. SOC_UART1_TXD_Iv8 should be connected to the enable on pin 3 and SOC_GPIO_11 should be connected to the A signal on pin 1 (flagged by BillT last week).	Page.18


Item	Description	Page
27	Add C831 1000uf and change C437 to 1000uf from 470uf ;change C422/C431/C428 to 220uf from 47uf) Change C380 to 1000uf from 470uf	Page.40
28	Add C832 1000uf for VCC1V5	Page.41
29	VCCB0V75 buck CAPs: Add C834 220uf VCCA0V75 buck CAPs: Add C833 220uf	Page.42
30	SoC Socket holes link to GND	Page.34
31	NAND FLASH change to MT29F4G08ABDAHC from _MT29F1G08ABDAHC	Page.19
32	D1/D2 change to TPD4S012DRYR from PGB1010603	Page.31
33	Add R799 to 100 ohm for VBUS	Page.15
34	Change SN74LVC2G241DCUT to SN74LVC2G125DCUR from UU1	Page.18
35	Change location name from JUMPER1 to CN2(1-2) Change location name from JUMPER2 to CN8(2-3) Add CN9(1-2) for Bootselect feature	Page.36
36	Add R343 to 3.3Kohm for 1.8V monitor correct	Page.41
37	Change location name from JUMPER3 to CN24(1-2)	Page.43

TITLE & TABLE OF CONTENTS

Page	Description
01	COVER PAGE
02	K2EVM-HK Revision Table I
03	K2EVM-HK Revision Table II
04	TITLE & TABLE OF CONTENTS
05	BLOCK DIAGRAM_AMC
06	POWER SEQUENCE
07	POWER DISTRIBUTION
08	CLOCK & TIMER DIAGRAM
09	MCU_BLOCK_Diagram
10	Intentionally Left Blank
11	K2EVM-HK EVM Placement
12	AMC GF
13	SPI to GPIO Converter
14	SOC_SRIO_SGMII_PCIE_MCM
15	SOC_XFI_USB
16	SOC_DDR3A
17	SOC_DDR3B
18	SOC_MISC
19	SOC_JTAG_EMU
20	SOC_AIF
21	SOC CLOCKs & Smart-Reflex VID
22	SOC_POWERA
23	SOC_POWERB
24	SOC_GND
25	CLOCK_GEN1
26	CLOCK_GEN2
27	CLOCK_GEN3
28	DDR3
29	DDR3_ECC
30	DDR3_SODIMM

Page	Description
31	Connectors for Debug
32	GBE Ethernet PHY1
33	GBE Ethernet PHY2
34	88E1111 (RJ45)
35	GPS & SIM CARD
36	MCU_LM3S2D93
37	MCU_MISC
38	MCU LCD
39	mTCA_ZD3/120-pin Expansion
40	Smart-Reflex AVS
41	Smart_Reflex 1.8V/1.5V/0.85V
42	Power_1.2V/2.5V/0.75V/1.8V
43	Power_VCC5 / VCC3_AUX/MP_ALT

Keystone-2 EVM BLOCK DIAGRAM




Power Sequence

Has not been modify, wait TI provide document.

S0	MCU	VCC3V3_MP
S1	LCD	VCC3_LCD
S2		VCC12
S3		MAIN_POWER_START(From MCU)
S4		VCC3V3_AUX_EN
S5	Other	VCC3V3_AUX
S6		VCC3_AUX_MON
S7		VCC1V2_EN
S8	88E1111	VCC1V2
S9		VCC1V2_MON
S10		VCC2V5_EN
S11	88E1111	VCC2V5
S12		VCC2V5_MON
S13		MAIN_POWER_GOOD(to MCU)
S14		SOC_POWER_START(From MCU)
S15		PMBUS & UCDS244_EN
S16	SOC K2H	CVDD
S17	SOC K2H	CVDD7
S18	SOC K2H	CVDD1(0.95V)
S19	SOC K2H	CVDD7(0.95V)
S20		CVDD_PWR_OK
S21		PMBUS & Farn1_UCD_EN
S22	SOC K2H	VDD33
S23	SOC K2H	VCC0V85
S24	SOC K2H	VCC1V8
S25	DDR3	DDR3 SDRAM
S25	SOC K2H	VCC1V5
S26		UCD_PWR_OK
S27		VCC0V75_EN
S28	DDR3	DDR3 Vref
S28	SOC K2H	VCC4V75
S29		VCC8V75_MON
S29		VCC4V75_MON
S30		VCC5_EN
S31	USB	VCC5
S31	SOC K2H	VCC5
S32		VCC5_MON
S33		SOC_POWER_GOOD(to MCU)
S34		SOC_VPPB_EN(From MCU)
S35	SOC K2H	VPP1V8
S36	SOC K2H	VPP1V8_MON

RESET# including peripherals.
POR#
RESETFULL#
RESETSTAT#
REFCLKP&N by REFCLK1_PD#
CLOCK1_PLL_LOCK
REFCLKP&N by REFCLK2_PD#
CLOCK2_PLL_LOCK
DDRCLKP&N by REFCLK3_PD#
CLOCK3_PLL_LOCK



Power Sequence

Reset Sequence

CLK Sequence

There is no specific power-up nor power-down sequence.

There is no specific power-up nor power-down sequence.


When power on VCC_1V0 scaled → VCC_1V0 Fixed → VDD33 → VCC0V85 → VCC1V8 → VCC1V5 (1.5V/DDR3_Vref) → VCC1V8 → VCC0V85

When power down VDD33 → VCC_1V0 Fixed → VCC_1V0 scaled

There is no specific power-up nor power-down sequence.


VCC3V3_MP	TI_UCD9090
MCU_LM3S2D93	MCU_LM3S2D94
SOC K2H	SOC K2H
88E1111 (PHY)	88E1111

POWER DISTRIBUTION





DDR3 1.5V / 0.6A (VDD)*5 Total:3A 0.75V / 1A (Vref)	Quad Core SOC VCC1V0 / 20A Scaled(CVDD) VCC1V0 / 6A Scaled(CVDDT) VCC0V95 / 5A (CVDD1) VCC0V95 / 5A (CVDD11) 0.85V / 3A Fixed(USB) VCC1V8 / 1A (DVDD18) 1.5V / 2A (DDR3 IO) 0.75V/0.2A(DDR3_Vref)	RS232 3.3V	EEPROM 3.3V
DDR3 SODIMM 1.5V / 3A (VDD) 0.75V / 1A (Vref)	NOR FLASH Standby mode 1.8V/80uA	TI/LM3S2D93 3.3V AUX/ 0.135A (VDD) V_RTC/ 141uA (VBAT)	88E1111 (PHY) 2.5V / 0.07A *2 Total:0.14A 1.2V / 0.28A *2 Total:58A

CLOCK & TIMER DIAGRAM




Microcontroller Block Diagram




Intentionally Left Blank

K2EVM-HK EVM PLACEMENT (TOP SIDE)



PCB Half Length = 181.5x148.5mm

Note: Dotted line is Bottom SIDE Component
 Note: EVM with K2H device does not support XGMII



TCLKB also serves as a 25.0MHz LVDS clock to CLK3 PRI_REF for the HyperLink synchronization.

JTAG

external RP1CLK

Expansion I2C

AIF CLK & FS

AIF[4:5]

TCLKD also serves as a 30.72MHz LVDS clock to CLK1 PRI_REF for the AIF synchronization


TCLKCp/n also serves as the DSP_TIM0 and DSP_TIM00 and 3.3V I/O respectively

TCLKC_P : output for DSP_TIM0
TCLKC_N : input for DSP_TIM00



SRIO[1:4]

OVP: $\sim 12.7V + 0.6V = \sim 13.3V$


DC FAN Connector for SOC



SPI level shift 3.3V <=> 1.8V




1.8V Level




MicroChip SPI to GPIO

1.8V Level




MicroChip SPI to GPIO

1.8V Level



MicroChip SPI to GPIO


3.3V Level



MicroChip SPI to GPIO



CDCM-620X Control

SRIO X4




Caution!
 "Place ALL SRIO DC-blocking caps on top layer adjacent to the SOC's RX pins so that there are no additional vias"

SGMII X4




PCIe X2



Caution!
 "Place ALL PCIe DC-blocking caps close to the TX pins"



HyperLink X8






"The HyperLink routes should have a maximum of 2 vias and no vias stubs - All routes should be on the outer layer of the board."


XFI X2

Note: Only supported on K2K devices




USB3.0 X1





<Characteristic>


11 of 26



<Characteristic>


10 of 26

<> SOC_DDR3A_EDQ0.63J 30




<Characteristic>


12 of 26




<Characteristic>




<Characteristic>





<Characteristic>




Place these resistors at the end of the trace.












TIMER0,1, SPI, UART,I2C






GPIO





Core Control





EMU & JTAG



SOC EMIF





EMU CONN.



NAND FLASH


Note: NAND FLASH Device size is 4Gb.



Switch for JTAG emulation
 EXT_EMU_DET = 0 --> XDS200 Mezzanine Emulator
 EXT_EMU_DET = 1 --> JTAG connection from AMC edge fingers.


SOC AIF

Note: AIF is only supported on K2H devices




SOC CLOCK / RESET



SEL	I/P PAIR SEL
LOW	DIF_IN2/IN2#
HIGH	DIF_IN1/IN1#







All blocking capacitors should be placed near SOC to keep connecting routes short and minimize vias




Smart Reflex














1.8V_1A





0.85V - 1.05V (CVDD) (Smart Reflex) Fix_0.95V(VCCOV95)



<Characteristic>



<Characteristic>



Designed for TI by ADVANTECH DSPM-8306E


TEXAS INSTRUMENTS ADVANTECH

Title = SOC_POWERB

Size C	Document Number K2EVM-HK	Rev A102
Date: Wednesday, March 06, 2013	Sheet 23	of 43


CLOCK GEN1

from AMC.0 care
30.72MHz




STATUS0 outputs the PLL_LOCK signal
STATUS1 the LOSS OF REFERENCE.

from VCTCXO19.2Mhz



From MCU connect to this signal

R227 // R221 = 530.303




Synthesizer mode (high loop bandwidth)
CDCM6208V2:
With C1=100pf, R2=500Ω, C2=22nf and
external components R3=100Ω, C3=242.5pf,
FPP=25MHz, and ICP=2.5mA
Loop bandwidth = (300kHz)
CDCM6208V2:
With C1=470pf, R2=500Ω, C2=100nf and
external components R3=100Ω, C3=242.5pf,
FPP=30.72MHz, and ICP=2.5mA
Loop bandwidth = (300kHz)

[Note] layout will place R213and C113 close to U14.
Serial Interface Mode or Pin Mode Selection

MCU_SI_MODE[1:0]	DESCRIPTION
00	SPI MODE (Default)
01	I2C MODE
10	PIN MODE (NO SERIAL PROGRAMMING)
11	RESEVED

pull-up resistor








122.88MHz Output




122.88MHz Output

122.88MHz Output



19.2MHz Output



SPIO From SOC



CLOCK GEN2





MCU control from VCTCXO 25Mhz

SOC control

From MCU connect to this signal

STATUS0 outputs the PLL_LOCK signal STATUS1 the LOSS OF REFERENCE.









Synthesizer mode (high loop bandwidth)
 CDCM6208V1:
 With C1=100pF, R2=5000, C2=22nF and internal components R3=1000, C3=242.5pF, FREQ=25MHz, and ICP=2.5mA
 Loop bandwidth = (300kHz)
 CDCM6208V2:
 With C1=470pF, R2=5600, C2=100nF and internal components R3=1000, C3=242.5pF, FREQ=30.70MHz, and ICP=2.5mA
 Loop bandwidth = (300kHz)

[Note] layout would place R207 and C108 close to U15.




Serial Interface Mode or Pin Mode Selection

MCU_SI_MODE[1:0]	DESCRIPTION
00	SPI MODE (Default)
01	I2C MODE
10	PIN MODE (NO SERIAL PROGRAMMING)
11	RESEERVED

pull-up resistor




CLOCK GEN3







From MCU connect to this signal

- 13.25.26 PLL_LOCK3 <OUT> TP40
- 13 CLK3_REF_SEL
- 13.25.26 CLK3_RSTz
- 13 REFCLK3_PD#
- 36 MCU_SPIO_CSz2
- 13.25.26.36 MCU_SPIO_CLK
- 13.25.26.36 MCU_SPIO_MISO
- 13.25.26.36 MCU_SPIO_MOSI






[Note] layout would place R305 and C169 close to U19.




pull-up resistor




- 21 312.5MHz Output
- 21 312.5MHz Output
- 21 125MHz Output
- 21 125MHz Output
- 21 100MHz Output
- 15 100MHz Output
- 21 100MHz Output
- 21 100MHz Output




*** Data bits can be swapped within the byte lane to ease routing.
 * Address/Command/Control/Clock routing must be Fly-By in byte order 0, 1, 2, 3 ECC, 4, 5, 6, 7.**




FOR ECC USE







SoC UART1 TO USB


3.3V @0.65A



$$V_{out} = (R1+R2) / R2 * 1.204$$

$$3.298V = (17.4k+10k) / 10k * 1.204$$





MARVELL_88E1111-B2-8AB1C000

88E1111 Device Pin to Configuration Bit Mapping

Pin	Bit[2]	Bit[1]	Bit[0]
CONFIG0	PHYADR[2]	PHYADR[1]	PHYADR[0]
CONFIG1	ENA_PAUSE	PHYADR[4]	PHYADR[3]
CONFIG2	ANEG[3]	ANEG[2]	ANEG[1]
CONFIG3	ANEG[0]	ENA_XC	DIS_125
CONFIG4	HWCFG_MODE[2]	HWCFG_MODE[1]	HWCFG_MODE[0]
CONFIG5	DIS_FC	DIS_SLEEP	HWCFG_MODE[3]
CONFIG6	SEL_TWSI	INT_POL	75/50 OHM





Pin to Constant Mapping


Pin	Bit[2:0]
VDDO	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED_DUPLEX	011
LED_RX	010
LED_TX	001
VSS	000

CONFIG Pin Connection

Pin	LED Pin Connection	Hardware Configuration Bit Setting	PHY Configuration
CONFIG0	000	LED_TX	PHY Address bit[2:0] 000
CONFIG1	100	LED_LINK1000	Enable Pause ,PHY Address bit[4:3] = 00
CONFIG2	111	VDDO	Auto-Neg advertise all capabilities ,prefer Master
CONFIG3	011	LED_DUPLEX	Enable MDI crossover, disable 125CLK
CONFIG4	100	LED_LINK1000	SGMII without Clock with SGMII Auto-Neg to copper
CONFIG5	110	LED_LINK10	Disable fiber /copper Auto-detect, Disable sleep
CONFIG6	000	VSS	Select MDIO interface, INT signal active high, 50 ohm SERDES

PHY Address = 0x00





88E1111 Device Pin to Configuration Bit Mapping

Pin	Bit[2]	Bit[1]	Bit[0]
CONFIG0	PHYADR[2]	PHYADR[1]	PHYADR[0]
CONFIG1	ENA_PAUSE	PHYADR[4]	PHYADR[3]
CONFIG2	ANEG[3]	ANEG[2]	ANEG[1]
CONFIG3	ANEG[0]	ENA_XC	DIS_125
CONFIG4	HWCFG_MODE[2]	HWCFG_MODE[1]	HWCFG_MODE[0]
CONFIG5	DIS_FC	DIS_SLEEP	HWCFG_MODE[3]
CONFIG6	SEL_TWSI	INT_POL	75/50 OHM



Pin to Constant Mapping

Pin	Bit[2:0]
VDDO	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED_DUPLEX	011
LED_RX	010
LED_TX	001
VSS	000

CONFIG Pin Connection

Pin	LED Pin Connection	Hardware Configuration Bit Setting	PHY Configuration
CONFIG0	001	LED_TX	PHY Address bit[2:0] 001
CONFIG1	100	LED_LINK1000	Enable Pause ,PHY Address bit[4:3] = 00
CONFIG2	111	VDDO	Auto-Neg advertise all capabilities ,prefer Master
CONFIG3	011	LED_DUPLEX	Enable MDI crossover, disable 125CLK
CONFIG4	100	LED_LINK1000	SGMII without Clock with SGMII Auto-Neg to copper
CONFIG5	110	LED_LINK10	Disable fiber /copper Auto-detect, Disable sleep
CONFIG6	000	VSS	Select MDIO interface, INT signal active high, 50 ohm SERDES

PHY Address = 0x01





Bi-Color LED's on RJ45 controls from PHY

LAN-BI[88E1111 Output Port0]


	LED2 (GREEN)	LED1 (ORANGE)	LED3 (GREEN)
1G	0	1	BLINKING
100M	1	0	BLINKING
10M	0	0	BLINKING
NO LINK	1	1	0

LAN-BI[88E1111 Output Port1]


	LED2 (GREEN)	LED1 (ORANGE)	LED3 (GREEN)
1G	0	1	BLINKING
100M	1	0	BLINKING
10M	0	0	BLINKING
NO LINK	1	1	0




SoC Socket




AMC Hole




Front panel and ESD Strip




On board



XDS200 Holes






Key Zone





(Bottom Side 3mm) Placed Capacitors


USIM



GPS








FOR ANTENNA CIRCUIT










LM3S2D93-IQC80
LQFP 100P





Power for MCU



Budget 150mA




[Note]1.D3, D5 should be placed on edge of PCB.
2.D4, D6 should be placed inside of PCB.



Attention

Power RESET



WAKE

MCU_RESET

[Note]RST_MCU1 should be placed inside of PCB

Note:PUSH Buttons
Color is BLACK

Note:PUSH Buttons
Color is RED

Note:PUSH Buttons
Color is BLACK


Designed for TI by ADVANTECH

TEXAS INSTRUMENTS ADVANTECH


Title: **MCU LM3S2D93**

Size: C	Document Number: K2EVM-HK	Rev: A102
Date: Wednesday, March 06, 2013	Sheet: 36	of 43


MCU JTAG




MCU UART




Power Sequencing






$$VO = 1.24v(1+R1/R2)+0.15uA*R1$$

$$3.018V = 1.24 (1+10k/6.98k)+0.15u*10k$$



NHD-C12832A1Z-FSB-FBW-3V3




SPI1 CS0
LCD control

Note : J1 connector close to AMC Interface.

Note : J2 connector close to Key socket.

120-pin Expansion Header

the interfaces on the 120-pin header are all 1.8V LVCMOS except for the UART which is 3.3V LVCMOS




Designed for TI by ADVANTECH DSPM-8306E

TEXAS INSTRUMENTS ADVANTECH

File: **mTCA_ZD3/120-pin Expansion**


Size: **C** Document Number: **K2EVM-HK** Rev: **A102**

Date: **Wednesday, March 06, 2013** Sheet: **39** of **43**




PMBus Address Bins

PMBus Address	PMBus RESISTANCE (K ohm)
OPEN	--
11	205
10	178
9	154
8	133
7	115
6	100
5	86.6
4	75
3	64.9
2	56.2
1	48.7
0	42.2
SHORT	--




Corresponding 'EA' Pins MUST be routed as differential signals and connected next to DSP for specific rails.
Series resistors on EA nets to be placed at the load for proper voltage feedback.

**0.95V @5A
DSP Fixed Core Supply**




Corresponding 'EA' Pins MUST be routed as differential signals and connected next to DSP for specific rails.
Series resistors on EA nets to be placed at the load for proper voltage feedback.




Series resistors on EA nets to be placed at the load for proper voltage feedback.



**0.95V @5A
ARM Fixed Core Supply**



Corresponding 'EA' Pins MUST be routed as differential signals and connected next to DSP for specific rails.
Series resistors on EA nets to be placed at the load for proper voltage feedback.



PLL, 1.8V I/O and SERDES @5A




Series resistors on EA nets to be placed at the load for proper voltage feedback.

Corresponding "EA" Pins MUST be routed as differential signals and connected next to DSP for specific rails.
Series resistors on EA nets to be placed at the load for proper voltage feedback.


PMBus Address Bins

PMBus Address	PMBus RESISTANCE (K ohm)
OPEN	--
11	205
10	178
9	154
8	133
7	115
6	100
5	86.6
4	75
3	64.9
2	56.2
1	48.7
0	42.2
SHORT	--




Note: Should be placed underneath inductor of associated power stage

DDR3 1.5V@12.5A




Corresponding "EA" Pins MUST be routed as differential signals and connected next to DSP for specific rails.
Series resistors on EA nets to be placed at the load for proper voltage feedback.

SOC VDD33 @TBD




Corresponding "EA" Pins MUST be routed as differential signals and connected next to DSP for specific rails.
Series resistors on EA nets to be placed at the load for proper voltage feedback.

SOC USB and SERDES 0.85V @TBD



Note: Analog GND to same point
Corresponding "EA" Pins MUST be routed as differential signals and connected next to DSP for specific rails.
Series resistors on EA nets to be placed at the load for proper voltage feedback.


VCC1V2



$$V_{out} = (R1+R2)/R2 * 1.204$$

$$1.204V = (0+10k)/10k * 1.204$$


VCC2V5



$$V_{out} = (R1+R2)/R2 * 1.204$$

$$2.50V = (39.2k+36.5k)/36.5k * 1.204$$

VPP1V8




$$V_{out} = 0.8 * (1+R1/R2)$$

$$1.79512V = 0.8 * (1+3.57k/2.87k)$$


VCCB0V75

DDR3-1600 DiscreteSDRAM ArrayI



VCCA0V75


For DDR3-1600 SO-DIMM



VCC3V3_AUX

Assume 90% Pe,
 $I_{in} = (3.3V * 2.58A) / 90\% / 12V = 788mA$

12V@0.79A



$$R_{rt} = 48000 \times F_{sw}(\text{kHz})^{(-0.997)-2}$$

$$= 48000 \times 840^{(-0.997)-2}$$

$$\approx 56.2 \text{ (k ohms)}$$

(Over all tolerance is 5% ,DC tolerance is 2.5%)
 +++output capacitor Calculation+++
 $C_{out} = (2 * \Delta I_{out}) / (F_{sw} * \Delta V_{out})$
 $C_{out} = (2 * 3) / (840 \text{kHz} * 0.0825)$
 $C_{out} \approx 87 \mu\text{F}$

Reference Capacitor=100uF


$V_{out} = 0.8 V * (R1/R2 + 1)$
 $3.3 = 0.8 V * (10k/3.1k + 1)$
 (KIND=0.3)
 +++Inductor Calculation+++
 $L = (V_{in} - V_{out}) / (I_{out} * Kind) * (V_{out} / (V_{in} * F_{sw}))$
 $L = ((12 - 3.3) / (3A * 0.3)) * (3.3 / (12 * 840 \text{kHz}))$
 $L = 9.67 * 0.33 \mu$
 $L \approx 3.2 \mu\text{H}$

Reference Inductor 3.3uH

3.3V_AUX @2.57A

VCC3V3_MP_ALT


3.3V_MP @150mA



VCC5

Assume 90% Pe,
 $I_{in} = (5V * 1.9A) / 90\% / 12V = 880mA$

12V@0.88A



$$R_{rt} = 48000 \times F_{sw}(\text{kHz})^{(-0.997)-2}$$

$$= 48000 \times 570^{(-0.997)-2}$$

$$\approx 83.82 \text{ (k ohms)}$$

(Over all tolerance is 5% ,DC tolerance is 2.5%)
 +++output capacitor Calculation+++
 $C_{out} = (2 * \Delta I_{out}) / (F_{sw} * \Delta V_{out})$
 $C_{out} = (2 * 2) / (570 \text{kHz} * 0.125)$
 $C_{out} \approx 56.14 \mu\text{F}$

Reference Capacitor=100uF

$V_{out} = 0.8 V * (R1/R2 + 1)$
 $5 = 0.8 V * (10k/1.87k + 1)$
 +++Inductor Calculation+++ (KIND=0.3)
 $L = (V_{in} - V_{out}) / (I_{out} * Kind) * (V_{out} / (V_{in} * F_{sw}))$
 $L = ((12 - 5) / (2.3A * 0.3)) * (5 / (12 * 570 \text{kHz}))$
 $L = 10 * 0.73 \mu$
 $L \approx 7.3 \mu\text{H}$

Reference Inductor 22uH

*Parameters need to calculate confirm

5V @1.9A