

A Keystone 2 EVM Board for TI


Product name : K2EVM-HK

Rev. 4.0

PCB PN :

Project Code :

**PCB Thickness : 63 mils(1.6mm)
12 Layers**



DISCLAIMER: THIS CIRCUIT DESIGN IS PROVIDED AS REFERENCE ONLY, WITHOUT WARRANTY EXPRESSED OR IMPLIED. THE USER IS ENCOURAGED TO PERFORM ALL DUE DILIGENCE WITH RESPECT TO DESIGN AND ANALYSIS. FOR COMMITTED PERFORMANCE AND FUNCTIONALITY, PLEASE REFER TO THE DEVICE DATA MANUAL.

Copyright (C) 2013 Texas Instruments Incorporated.
All rights reserved.

NOTE: TI Information – Selective Disclosure

NOTE: EVM design supports multiple devices. Check your device datasheet to determine if a given functionality is supported.

K2EVM-HK Revision Table

K2EVM-HK (Rev 104-1 / PCB- 19C2830503-01)


Item	Description	Page
1	Update Blockdiagram for EMIF Feature	Page. 05
2	Rserve R812 for Buffer OE control	Page. 13
3	Added Inverter U69 to solve EMIF and NAND read/write issue	Page. 19
4	Adding SN74LVC1G07 Buffer for USBDRVVBUS net	Page. 15
5	Remove C387 for VCC5 feedback compensation optimization	Page. 43
6	Adding R815,R816,R817 Pull down resistance for CLK PDN	Page.25,26,27
7	Change R310 3K to 200ohm for USB PHY PVT sense path	Page.15
8	Change R25 1K to 470ohm for EMIFWAIT0 PU	Page.19
9	Change R116,R117,R468 0ohm to 10ohm for PWR Solution	Page.40,41
10	U39 to U43 DDR SDRAM Change to Samsung K4B4G1646D-BCK0	Page.28, 29

TITLE & TABLE OF CONTENTS

Page	Description
01	COVER PAGE
02	K2EVM-HK Revision Table I
03	K2EVM-HK Revision Table II
04	TITLE & TABLE OF CONTENTS
05	BLOCK DIAGRAM_AMC
06	POWER SEQUENCE
07	POWER DISTRIBUTION
08	CLOCK & TIMER DIAGRAM
09	MCU_BLOCK_Diagram
10	Intentionally Left Blank
11	K2EVM-HK EVM Placement
12	AMC GF
13	SPI to GPIO Converter
14	SOC_SRIO_SGMII_PCIE_MCM
15	SOC_XFI_USB
16	SOC_DDR3A
17	SOC_DDR3B
18	SOC_MISC
19	SOC_JTAG_EMU
20	SOC_AIF
21	SOC CLOCKs & Smart-Reflex VID
22	SOC_POWERA
23	SOC_POWERB
24	SOC_GND
25	CLOCK_GEN1
26	CLOCK_GEN2
27	CLOCK_GEN3
28	DDR3
29	DDR3_ECC
30	DDR3_SODIMM

Page	Description
31	Connectors for Debug
32	GBE Ethernet PHY1
33	GBE Ethernet PHY2
34	88E1111 (RJ45)
35	GPS & SIM CARD
36	MCU_LM3S2D93
37	MCU_MISC
38	MCU LCD
39	mTCA_ZD3/120-pin Expansion
40	Smart-Reflex AVS
41	Smart_Reflex 1.8V/1.5V/0.85V
42	Power_1.2V/2.5V/0.75V/1.8V
43	Power_VCC5 / VCC3_AUX/MP_ALT

Keystone-2 EVM BLOCK DIAGRAM



Legend:


- K2H SoC
- MCU
- Exp Conn A
- AMC.0 Card-Edge A
- microTCA.4 Card-Edge B
- LCD DISPLAY
- Accessory IC
- Connector

Power Sequence

Has not been modify, wait TI provide document.

S0	MCU	VCC3V3_MP
S1	LCD	VCC3_LCD
S2		VCC12
S3		MAIN_POWER_START(From MCU)
S4		VCC3V3_AUX_EN
S5	Other	VCC3V3_AUX
S6		VCC3_AUX_MON
S7		VCC1V2_EN
S8	88E1111	VCC1V2
S9		VCC1V2_MON
S10		VCC2V5_EN
S11	88E1111	VCC2V5
S12		VCC2V5_MON
S13		MAIN_POWER_GOOD(to MCU)
S14		SOC_POWER_START(From MCU)
S15		PMBUS & UCDS244_EN
S16	SOC K2H	CVDD
S17		
S18	SOC K2H	CVDD1(0.95V)
S19	SOC K2H	CVDD1(0.95V)
S20		CVDD_PWR_OK
S21		PMBUS & Farn1_UCD_EN
S22	SOC K2H	VDD33
S23	SOC K2H	VCC0V85
S24	SOC K2H	VCC1V8
S25	DDR3	DDR3 SDRAM
S25	SOC K2H	VCC1V5
S26		UCD_PWR_OK
S27		VCC0V75_EN
S28	DDR3	DDR3 Vref
S28	SOC K2H	VCC0V75
S29		VCC0V75_MON
S29		VCC0V75_MON
S30		VCC5_EN
S31	USB	VCC5
S31	SOC K2H	VCC5
S32		VCC5_MON
S33		SOC_POWER_GOOD(to MCU)
S34		SOC_VPPB_EN(From MCU)
S35	SOC K2H	VPP1V8
S36	SOC K2H	VPP1V8_MON

RESET# including peripherals.
POR#
RESETFULL#
RESETSTAT#
REFCLKP&N by REFCLK1_PD#
CLOCK1_PLL_LOCK
REFCLKP&N by REFCLK2_PD#
CLOCK2_PLL_LOCK
DDRCLKP&N by REFCLK3_PD#
CLOCK3_PLL_LOCK



Power Sequence

Reset Sequence

CLK Sequence

There is no specific power-up nor power-down sequence.

There is no specific power-up nor power-down sequence.


When power on VCC_1V0 scaled → VCC_1V0 Fixed → VDD33 → VCC0V85 → VCC1V8 → VCC1V5 (1.5V/DDR3_Vref) → VCC1V8 → VCC0V85

When power down VDD33 → VCC_1V0 Fixed → VCC_1V0 scaled


There is no specific power-up nor power-down sequence.

VCC3V3_MP	TI_UCD9090
MCU_LM3S2D93	MCU_LM3S2D94
SOC K2H	SOC K2H
88E1111 (PHY)	88E1111



POWER DISTRIBUTION



CLOCK & TIMER DIAGRAM




Microcontroller Block Diagram




Intentionally Left Blank

K2EVM-HK EVM PLACEMENT (TOP SIDE)



PCB Half Length = 181.5x148.5mm


Note: Dotted line is Bottom SIDE Component
 Note: EVM with K2H device does not support XGMII




TCLKB also serves as a 25.0MHz LVDS clock to CLK3 PRI_REF for the HyperLink synchronization.

- JTAG
- external RP1CLK
- Expansion I2C
- AIF CLK & FS
- AIF[4:5]
- TCLKD also serves as a 30.72MHz LVDS clock to CLK1 PRI_REF for the AIF synchronization
- TCLKCp/n also serves as the DSP_TIM0 and DSP_TIM00 and 3.3V I/O respectively
- TCLKC_P : output for DSP_TIM0
- TCLKC_N : input for DSP_TIM00
- SRIO[1:4]



OVP: $\sim 12.7V + 0.6V = \sim 13.3V$




DC FAN Connector for SOC



SPI level shift 3.3V <=> 1.8V




1.8V Level




MicroChip SPI to GPIO

1.8V Level




MicroChip SPI to GPIO

1.8V Level



MicroChip SPI to GPIO


3.3V Level



MicroChip SPI to GPIO



CDCM-620X Control

SRIO X4




Caution!
 "Place ALL SRIO DC-blocking caps on top layer adjacent to the SOC's RX pins so that there are no additional vias"

SGMII X4




PCIE X2



Caution!
 "Place ALL PCIe DC-blocking caps close to the TX pins"


HyperLink X8




"The HyperLink routes should have a maximum of 2 vias and no via stubs – All routes should be on the outer layer of the board."



XFI X2

Note: Only supported on K2K devices




USB3.0 X1











<> SOC_DDR3A_EDQ0[0..63] 30





TIMER0,1, SPI, UART,I2C




GPIO





Core Control




EMU & JTAG






SOC EMIF



EMU CONN.



NAND FLASH



Switch for JTAG emulation
EXT_EMU_DET = 0 -> XDS200 Mezzanine Emulator
EXT_EMU_DET = 1 -> JTAG connection from AMC edge fingers.

Designed for T1 by ADVANTECH DSP#A830E

TEXAS INSTRUMENTS ADVANTECH


SOC_JTAG_EMU

Doc: K2EVM-HK Rev: A104

Date: Tuesday, November 04, 2014 Sheet: 19 of 43


SOC AIF

Note: AIF is only supported on K2H devices




SOC CLOCK / RESET



SEL	I/P PAIR SEL
LOW	DIF_IN2/IN2#
HIGH	DIF_IN1/IN1#













All blocking capacitors should be placed near SOC to keep connecting routes short and minimize vias


















Smart Reflex




1.8V_1A




0.85V - 1.05V (CVDD) (Smart Reflex) Fix_0.95V(VCCOV95)






<Characteristics>




<Characteristics>

CLOCK GEN1

from AMC.0 care
30.72MHz




STATUS0 outputs the PLL_LOCK signal
STATUS1 the LOSS OF REFERENCE.
from VCTCXO19.2Mhz



From MCU connect to this signal

R227 // R221 = 530.303



Synthesizer mode (high loop bandwidth)
CDCM6208V2:
With C1=100pf, R2=5000, C2=22nf and
external components R3=1000, C3=242.5pf,
FPP=25MHz, and ICP=2.5mA
Loop bandwidth = (300kHz)
CDCM6208V2:
With C1=470pf, R2=5000, C2=100nf and
external components R3=1000, C3=242.5pf,
FPP=30.72MHz, and ICP=2.5mA
Loop bandwidth = (300kHz)

[Note] layout will place R213and C113 close to U14.
Serial Interface Mode or Pin Mode Selection

MCU_SI_MODE[1:0]	DESCRIPTION
00	SPI MODE (Default)
01	I2C MODE
10	PIN MODE (NO SERIAL PROGRAMMING)
11	RESEERVED

pull-up resistor








122.88MHz Output




122.88MHz Output

122.88MHz Output



19.2MHz Output



SPI0 From SOC



CLOCK GEN2





MCU control from VCTCXO 25Mhz

SOC control

From MCU connect to this signal

STATUS0 outputs the PLL_LOCK signal STATUS1 the LOSS OF REFERENCE.





[Note] layout would place R207 and C108 close to U15.

Serial Interface Mode or Pin Mode Selection






MCU_SI_MODE[1:0]	DESCRIPTION
00	SPI MODE (Default)
01	I2C MODE
10	PIN MODE (NO SERIAL PROGRAMMING)
11	RESEERVED

pull-up resistor





156.25MHz Output

156.25MHz Output





Synthesizer mode (high loop bandwidth)
CDCM6208V1:
With C1=100pF, R2=5000, C2=22nF and internal components R3=1000, C3=242.5pF, FREQ=25MHz, and ICP=2.5mA
Loop bandwidth = (300kHz)
CDCM6208V2:
With C1=470pF, R2=5600, C2=100nF and internal components R3=1000, C3=242.5pF, FREQ=30.709MHz, and ICP=2.5mA
Loop bandwidth = (300kHz)

CLOCK GEN3








From MCU connect to this signal





[Note] layout would place R305 and C169 close to U19.



pull-up resistor




- 21 312.5MHz Output
- 21 312.5MHz Output
- 21 125MHz Output
- 21 125MHz Output
- 21 100MHz Output
- 15 100MHz Output
- 21 100MHz Output
- 21 100MHz Output



* Data bits can be swapped within the byte lane to ease routing.
 * Address/Command/Control/Clock routing must be Fly-By in byte order 0, 1, 2, 3 ECC, 4, 5, 6, 7.






FOR ECC USE



SoC UART1 TO USB

3.3V @ 0.65A





88E1111 Device Pin to Configuration Bit Mapping

Pin	Bit[2]	Bit[1]	Bit[0]
CONFIG0	PHYADR[2]	PHYADR[1]	PHYADR[0]
CONFIG1	ENA_PAUSE	PHYADR[4]	PHYADR[3]
CONFIG2	ANEG[3]	ANEG[2]	ANEG[1]
CONFIG3	ANEG[0]	ENA_XC	DIS_125
CONFIG4	HWCFG_MODE[2]	HWCFG_MODE[1]	HWCFG_MODE[0]
CONFIG5	DIS_FC	DIS_SLEEP	HWCFG_MODE[3]
CONFIG6	SEL_TWSI	INT_POL	75/50 OHM





Pin to Constant Mapping






Pin	Bit[2:0]
VDDO	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED_DUPLEX	011
LED_RX	010
LED_TX	001
VSS	000

CONFIG Pin Connection

Pin	LED Pin Connection	Hardware Configuration Bit Setting	PHY Configuration
CONFIG0	000	LED_TX	PHY Address bit[2:0] 000
CONFIG1	100	LED_LINK1000	Enable Pause ,PHY Address bit[4:3] = 00
CONFIG2	111	VDDO	Auto-Neg advertise all capabilities ,prefer Master
CONFIG3	011	LED_DUPLEX	Enable MDI crossover, disable 125CLK
CONFIG4	100	LED_LINK1000	SGMII without Clock with SGMII Auto-Neg to copper
CONFIG5	110	LED_LINK10	Disable fiber /copper Auto-detect, Disable sleep
CONFIG6	000	VSS	Select MDIO interface, INT signal active high, 50 ohm SERDES

PHY Address = 0x00





88E1111 Device Pin to Configuration Bit Mapping

Pin	Bit[2]	Bit[1]	Bit[0]
CONFIG0	PHYADR[2]	PHYADR[1]	PHYADR[0]
CONFIG1	ENA_PAUSE	PHYADR[4]	PHYADR[3]
CONFIG2	ANEG[3]	ANEG[2]	ANEG[1]
CONFIG3	ANEG[0]	ENA_XC	DIS_125
CONFIG4	HWCFG_MODE[2]	HWCFG_MODE[1]	HWCFG_MODE[0]
CONFIG5	DIS_FC	DIS_SLEEP	HWCFG_MODE[3]
CONFIG6	SEL_TWSI	INT_POL	75/50 OHM

Pin to Constant Mapping

Pin	Bit[2:0]
VDDO	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED_DUPLEX	011
LED_RX	010
LED_TX	001
VSS	000

CONFIG Pin Connection

Pin	LED Pin Connection	Hardware Configuration Bit Setting	PHY Configuration
CONFIG0	001	LED_TX	PHY Address bit[2:0] 001
CONFIG1	100	LED_LINK1000	Enable Pause ,PHY Address bit[4:3] = 00
CONFIG2	111	VDDO	Auto-Neg advertise all capabilities ,prefer Master
CONFIG3	011	LED_DUPLEX	Enable MDI crossover, disable 125CLK
CONFIG4	100	LED_LINK1000	SGMII without Clock with SGMII Auto-Neg to copper
CONFIG5	110	LED_LINK10	Disable fiber /copper Auto-detect, Disable sleep
CONFIG6	000	VSS	Select MDIO interface, INT signal active high, 50 ohm SERDES

PHY Address = 0x01



Bi-Color LED's on RJ45 controls from PHY

LAN-BI[88E1111 Output Port0]


	LED2 (GREEN)	LED1 (ORANGE)	LED3 (GREEN)
1G	0	1	BLINKING
100M	1	0	BLINKING
10M	0	0	BLINKING
NO LINK	1	1	0

LAN-BI[88E1111 Output Port1]


	LED2 (GREEN)	LED1 (ORANGE)	LED3 (GREEN)
1G	0	1	BLINKING
100M	1	0	BLINKING
10M	0	0	BLINKING
NO LINK	1	1	0




SoC Socket




AMC Hole




Front panel and ESD Strip




On board



XDS200 Holes



Key Zone



(Bottom Side 3mm) Placed Capacitors

Designed for TI by ADVANTECH




TEXAS INSTRUMENTS **ADVANTECH**

Title: **88E1111 RJ45**



Size: **C** Document Number: **K2EVM-HK** Rev: **A104**

Date: Tuesday, November 04, 2014 Sheet 34 of 43


USIM




GPS




FOR ANTENNA CIRCUIT







MCU JTAG




MCU UART




Power Sequencing






$$VO = 1.24v(1+R1/R2)+0.15uA*R1$$

$$3.018V = 1.24 (1+10k/6.98k)+0.15u*10k$$



NHD-C12832A1Z-FSB-FBW-3V3




SPI1 CS0
LCD control

Note : J1 connector close to AMC Interface.




Note : J2 connector close to Key socket.

120-pin Expansion Header

the interfaces on the 120-pin header are all 1.8V LVCMOS except for the UART which is 3.3V LVCMOS






Note: Timer Pins showing which pins go to Timer Inputs on the SOC, since all 4 signals here are labeled as outputs




Series resistors on EA nets to be placed at the load for proper voltage feedback.



PMBus Address Bins

PMBus Address	PMBus RESISTANCE (K ohm)
OPEN	---
11	205
10	178
9	154
8	133
7	115
6	100
5	86.6
4	75
3	64.9
2	56.2
1	48.7
0	42.2
SHORT	---





PLL, 1.8V I/O and SERDES @5A




Series resistors on EA nets to be placed at the load for proper voltage feedback.

PMBus Address Bins

PMBus Address	PMBus RESISTANCE (K ohm)
OPEN	--
11	205
10	178
9	154
8	133
7	115
6	100
5	86.6
4	75
3	64.9
2	56.2
1	48.7
0	42.2
SHORT	--




Note: Should be placed underneath inductor of associated power stage





DDR3 1.5V @12.5A




SOC VDD33 @TBD



SOC USB and SERDES 0.85V @TBD



VCC1V2




1.2V @0.38A

$$V_{out} = (R1+R2)/R2 * 1.204$$

$$1.204V = (0+10k)/10k * 1.204$$

VCC2V5




2.5V @0.21A

$$V_{out} = (R1+R2)/R2 * 1.204$$

$$2.50V = (39.2k+36.5k)/36.5k * 1.204$$

VPP1V8




1.8V @0.5A

$$V_{out} = 0.8 * (1+R1/R2)$$

$$1.79512V = 0.8 * (1+3.57k/2.87k)$$

VCCB0V75


DDR3-1600
DiscreteSDRAM ArrayI



0.75V @3A

VCCA0V75

For DDR3-1600 SO-DIMM




0.75V @3A

VCC3V3_AUX

Assume 90% Pe,
 $I_{in} = (3.3V * 2.58A) / 90\% / 12V = 788mA$

12V@0.79A



$$R_{rt} = 48000 \times F_{sw}(\text{kHz})^{(-0.997)-2}$$

$$= 48000 \times 840^{(-0.997)-2}$$

$$\approx 56.2 \text{ (k ohms)}$$

(Over all tolerance is 5% ,DC tolerance is 2.5%)

+++output capacitor Calculation+++
 $C_{out} = (2 * \Delta I_{out}) / (F_{sw} * \Delta V_{out})$
 $C_{out} = (2 * 3) / (840\text{kHz} * 0.0825)$
 $C_{out} \approx 87\mu\text{F}$

Reference Capacitor=100uF

(KIND=0.3)

+++Inductor Calculation+++
 $L = (V_{in} - V_{out}) / (I_{out} * \text{Kind}) * (V_{out} / (V_{in} * F_{sw}))$
 $L = ((12 - 3.3) / (3A * 0.3)) * (3.3 / (12 * 840\text{kHz}))$
 $L = 9.67 * 0.33\mu$
 $L \approx 3.2 \text{ uH}$


Reference Inductor 3.3uH

$$V_{out} = 0.8 V * (R1/R2 + 1)$$

$$3.3 = 0.8 V * (10k/3.1k + 1)$$

VCC3V3_MP_ALT


3.3V_MP@150mA



VCC5

Assume 90% Pe,
 $I_{in} = (5V * 1.9A) / 90\% / 12V = 880mA$

12V@0.88A



$$R_{rt} = 48000 \times F_{sw}(\text{kHz})^{(-0.997)-2}$$

$$= 48000 \times 570^{(-0.997)-2}$$

$$\approx 83.82 \text{ (k ohms)}$$

(Over all tolerance is 5% ,DC tolerance is 2.5%)

+++output capacitor Calculation+++
 $C_{out} = (2 * \Delta I_{out}) / (F_{sw} * \Delta V_{out})$
 $C_{out} = (2 * 2) / (570\text{kHz} * 0.125)$
 $C_{out} \approx 56.14\mu\text{F}$

Reference Capacitor=100uF

$$V_{out} = 0.8 V * (R1/R2 + 1)$$

$$5 = 0.8 V * (10k/1.87k + 1)$$

+++Inductor Calculation+++ (KIND=0.3)
 $L = (V_{in} - V_{out}) / (I_{out} * \text{Kind}) * (V_{out} / (V_{in} * F_{sw}))$
 $L = ((12 - 5) / (2.3A * 0.3)) * (5 / (12 * 570\text{kHz}))$
 $L = 10 * 0.73\mu$
 $L \approx 7.3 \text{ uH}$

Reference Inductor 22uH

*Parameters need to calculate confirm

5V @1.9A