

TS7QRT22220-6S

240PIN DDR2 667 Registered DIMM
4096MB With 256Mx4 CL5

Description


The TS7QRT22220-6S is a 512M x 72bits DDR2-667 Registered DIMM. The TS7QRT22220-6S consists of 36 pcs 256Mx4bits DDR2 SDRAMs in 60 ball FBGA package, 2 pcs register in 176 ball TFBGA package, 1 pcs PLL driver IC and a 2048 bits serial EEPROM on a 240-pin printed circuit board. The TS7QRT22220-6S is a Dual In-Line Memory Module and is intended for mounting into 240-pin edge connector sockets.

Synchronous design allows precise cycle control with the use of system clock. Data I/O transactions are possible on both edges of DQS. Range of operation frequencies, programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

Features

- RoHS compliant products.
- JEDEC standard 1.8V \pm 0.1V Power supply
- VDDQ=1.8V \pm 0.1V
- Max clock Freq: 333MHZ; 667Mb/Sec/Pin.
- Posted /CAS
- Programmable /CAS Latency: 3, 4, 5
- Programmable Additive Latency :0, 1, 2, 3 and 4
- Write Latency (WL) = Read Latency (RL)-1
- Burst Length: 4,8(Interleave/nibble sequential)
- Programmable sequential / Interleave Burst Mode
- Bi-directional Differential Data-Strobe (Single-ended data-strobe is an optional feature)
- Off-Chip Driver (OCD) Impedance Adjustment
- MRS cycle with address key programs.
- On Die Termination
- Serial presence detect with EEPROM

Placement



09-2222

TS7QRT22220-6S

240PIN DDR2 667 Registered DIMM
4096MB With 256Mx4 CL5

Dimensions

Side	Millimeters	Inches
A	133.35±0.15	5.250±0.006
B	55	2.165
C	63	2.480000
D	5	0.197
E	2.5	0.0980
F	1.5±0.10	0.059±0.039
G	5.175	0.204
H	2.2	0.867
I	4	0.157
J	10	0.394
K	17.8	0.701
L	30±0.15	1.181±0.006
M	1.27±0.15	0.050±0.006

(Refer Placement)

Pin Description

Symbol	Function
A0~A13, BA0~ BA2	Address input, bank address
DQ0~DQ63	Data Input / Output.
CB0~CB7	Data Check Bits Input/Output
DQS0~DQS8	Data strobe
/DQS0~/DQS8	Data strobe , negative line
CK0, /CK0	Clock Input.
CKE0, CKE1	Clock Enable Input.
ODT0, ODT1	On-die termination control line
/CS0, /CS1	Chip Select Input.
/RAS	Row Address Strobe
/CAS	Column Address Strobe
/WE	Write Enable
DM0~DM8	Data-in Mask
/DQS9~/DQS17	Data strobes(Read),negative line
VDD	+1.8 Voltage power supply
VDDQ	+1.8 Voltage Power Supply for DQS
VREF	Power Supply for Reference
VDDSPD	Serial EEPROM Positive Power Supply
SA0~SA2	Address select for EEPROM
SCL	Serial PD Clock
SDA	Serial PD Add/Data input/output
VSS	Ground
/RESET	Register and PLL control pin
/Err_Out	Parity error found in the bus
Par_In	Parity bit for address and control bus
NC	No Connection

TS7QRT2220-6S

240PIN DDR2 667 Registered DIMM
4096MB With 256Mx4 CL5

Pinouts:

Pin No	Pin Name	Pin No	Pin Name	Pin No	Pin Name	Pin No	Pin Name	Pin No	Pin Name
01	VREF	41	VSS	81	DQ33	121	VSS	161	CB4
02	VSS	42	CB0	82	VSS	122	DQ4	162	CB5
03	DQ0	43	CB1	83	/DQS4	123	DQ5	163	VSS
04	DQ1	44	VSS	84	DQS4	124	VSS	164	DM8,DQS17
05	VSS	45	/DQS8	85	VSS	125	DM0,DQS9	165	NC,/DQS17
06	/DQS0	46	DQS8	86	DQ34	126	NC,/DQS9	166	VSS
07	DQS0	47	VSS	87	DQ35	127	VSS	167	CB6
08	VSS	48	CB2	88	VSS	128	DQ6	168	CB7
09	DQ2	49	CB3	89	DQ40	129	DQ7	169	VSS
10	DQ3	50	VSS	90	DQ41	130	VSS	170	VDDQ
11	VSS	51	VDDQ	91	VSS	131	DQ12	171	NC, **CKE1
12	DQ8	52	CKE0	92	/DQS5	132	DQ13	172	VDD
13	DQ9	53	VDD	93	DQS5	133	VSS	173	NC
14	VSS	54	NC, BA2	94	VSS	134	DM1,DQS10	174	NC
15	/DQS1	55	NC, ***Err_Out	95	DQ42	135	NC,/DQS10	175	VDDQ
16	DQS1	56	VDDQ	96	DQ43	136	VSS	176	A12
17	VSS	57	A11	97	VSS	137	*RFU	177	A9
18	/RESET	58	A7	98	DQ48	138	*RFU	178	VDD
19	NC	59	VDD	99	DQ49	139	VSS	179	A8
20	VSS	60	A5	100	VSS	140	DQ14	180	A6
21	DQ10	61	A4	101	SA2	141	DQ15	181	VDDQ
22	DQ11	62	VDDQ	102	NC	142	VSS	182	A3
23	VSS	63	A2	103	VSS	143	DQ20	183	A1
24	DQ16	64	VDD	104	/DQS6	144	DQ21	184	VDD
25	DQ17	65	VSS	105	DQS6	145	VSS	185	CK0
26	VSS	66	VSS	106	VSS	146	DM2,DQS11	186	/CK0
27	/DQS2	67	VDD	107	DQ50	147	NC,/DQS11	187	VDD
28	DQS2	68	NC, ***Par_in	108	DQ51	148	VSS	188	A0
29	VSS	69	VDD	109	VSS	149	DQ22	189	VDD
30	DQ18	70	A10/AP	110	DQ56	150	DQ23	190	BA1
31	DQ19	71	BA0	111	DQ57	151	VSS	191	VDDQ
32	VSS	72	VDDQ	112	VSS	152	DQ28	192	/RAS
33	DQ24	73	/WE	113	/DQS7	153	DQ29	193	/CS0
34	DQ25	74	/CAS	114	DQS7	154	VSS	194	VDDQ
35	VSS	75	VDDQ	115	VSS	155	DM3,DQS12	195	ODT0
36	/DQS3	76	NC, **/CS1	116	DQ58	156	NC,/DQS12	196	A13
37	DQS3	77	ODT1	117	DQ59	157	VSS	197	VDD
38	VSS	78	VDDQ	118	VSS	158	DQ30	198	VSS
39	DQ26	79	VSS	119	SDA	159	DQ31	199	DQ36
40	DQ27	80	DQ32	120	SCL	160	VSS	200	DQ37
								201	VSS
								202	DM4,DQS13
								203	NC,/DQS13
								204	VSS
								205	DQ38
								206	DQ39
								207	VSS
								208	DQ44
								209	DQ45
								210	VSS
								211	DM5,DQS14
								212	NC,/DQS14
								213	VSS
								214	DQ46
								215	DQ47
								216	VSS
								217	DQ52
								218	DQ53
								219	VSS
								220	*RFU
								221	*RFU
								222	VSS
								223	DM6,DQS15
								224	NC,/DQS15
								225	VSS
								226	DQ54
								227	DQ55
								228	VSS
								229	DQ60
								230	DQ61
								231	VSS
								232	DM7,DQS16
								233	NC,/DQS16
								234	VSS
								235	DQ62
								236	DQ63
								237	VSS
								238	VDDSPD
								239	SA0
								240	SA1

*RFU = Reserved for Future Use



**CKE1, /CS1 are used for 2 rank registered DIMM.

***NC, /Err Out and NC, /Par_In are for optional function to check address and command parity.




TS7QRT2220-6S

240PIN DDR2 667 Registered DIMM
4096MB With 256Mx4 CL5

Block Diagram



1. /S0 connects to D/CS and /S1 connects to /CSR on a pair of Registers. /S1 connects to D/CS and /S0 connects to /CSR on another pair of registers.
2. /Reset, PCK7 and /PCK7 connect to all Registers. Other signals connect to one pair of four Registers.
3. A14, A15, BA2 have the optional pull down resistors (100K ohms), which is not indicated here.



NOTE:

1. DQ-to-I/O wiring may be changed within a nibble.
2. Unless otherwise noted, resistor values are 220ohms +/- 5%.
3. /RS0 and /RS1 alternate between the bottom and surface sides of the Registers.

This technical information is based on industry standard data and tests believed to be reliable. However, Transcend makes no warranties, either expressed or implied, as to its accuracy and assume no liability in connection with the use of this product. Transcend reserves the right to make changes in specifications at any time without prior notice.

TS7QRT22220-6S

240PIN DDR2 667 Registered DIMM
4096MB With 256Mx4 CL5

Absolute Maximum DC Ratings

Parameter	Symbol	Value	Unit	Notes
Voltage on VDD relative to Vss	VDD	-0.5 ~ 2.3	V	1
Voltage on VDDQ pin relative to Vss	VDDQ	-0.5 ~ 2.3	V	1
Voltage on VDDL pin relative to Vss	VDDL	-0.5 ~ 2.3	V	1
Voltage on any pin relative to Vss	VIN, VOUT	-0.5 ~ 2.3	V	1
Storage temperature	TSTG	-55~+100	°C	1,2

Note: 1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.

AC & DC Operating Conditions

Recommended DC operating conditions (SSTL –1.8)

Parameter	Symbol	Rating			Unit	Notes
		Min	Typ.	Max		
Supply voltage	VDD	1.7	1.8	1.9	V	
Supply voltage for DLL	VDDL	1.7	1.8	1.9	V	4
Supply voltage for Output	VDDQ	1.7	1.8	1.9	V	4
I/O Reference voltage	VREF	0.49*VDDQ	0.50*VDDQ	0.51*VDDQ	V	1,2
I/O Termination voltage	VTT	VREF-0.04	VREF	VREF+0.04	V	3
DC Input logic high	VIH(DC)	VREF+0.125	-	VDDQ+0.250	V	
DC Input logic low	VIL(DC)	0	-	VREF-0.125	V	

Note: There is no specific device VDD supply voltage requirement for SSTL-1.8 compliance. However under all conditions VDDQ must be less than or equal to VDD.
1. The value of VREF may be selected by the user to provide optimum noise margin in the system. Typically the value of VREF is expected to be about 0.5 x VDDQ of the transmitting device and VREF is expected to track variations in VDDQ.
2. Peak to peak AC noise on VREF may not exceed +/-2% VREF (DC).
3. VTT of transmitting device must track VREF of receiving device.
4. AC parameters are measured with VDD, VDDQ and VDDL tied together.

Operating Temperature Condition

Parameter	Symbol	Rating	Unit	Note
Operating Temperature	TOPER	0 to 85	°C	1,2

Note: 1. Operating Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51.2 standard.
2. At 0 - 85°C, operation temperature range are the temperature which all DRAM specification will be supported.

IDD Specification parameters Definition

(IDD values are for full operating range of voltage and Temperature)

Parameter	Symbol	Max.	Unit	Note
Operating One bank Active-Precharge current; tCK = tCK(IDD), tRC = tRC(IDD), tRAS = tRASmin(IDD); CKE is HIGH, CS\ is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING	IDD0	1,656	mA	
Operating One bank Active-read-Precharge current; IOU _T = 0mA; BL = 4, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRC = tRC(IDD), tRAS = tRASmin(IDD), tRCD = tRCD(IDD); CKE is HIGH, CS\ is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as IDD4W	IDD1	1,926	mA	
Precharge power-down current; All banks idle; tCK = tCK(IDD); CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	IDD2P	252	mA	
Precharge quiet standby current; All banks idle; tCK = tCK(IDD); CKE is HIGH, CS\ is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	IDD2Q	1,440	mA	
Precharge standby current; All banks idle; tCK = tCK(IDD); CKE is HIGH, CS\ is HIGH; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	IDD2N	1,440	mA	
Active power - down current; All banks open; tCK = tCK(IDD); CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	Fast PDN Exit MRS(12) = 0mA	IDD3P-F	1,080	mA
	Slow PDN Exit MRS(12) = 1mA	IDD3P-S	360	
Active standby current; All banks open; tCK = tCK(IDD), tRAS = tRASmax(IDD), tRP = tRP(IDD); CKE is HIGH, CS\ is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	IDD3N	1,980	mA	
Operating burst read current; All banks open, Continuous burst reads, IOU _T = 0mA; BL = 4, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRAS = tRASmax(IDD), tRP = tRP(IDD); CKE is HIGH, CS\ is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as IDD4W	IDD4R	2,556	mA	
Operating burst write current; All banks open, Continuous burst writes; BL = 4, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRAS = tRASmax(IDD), tRP = tRP(IDD); CKE is HIGH, CS\ is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING IDD4R	IDD4W	2,556	mA	
Burst Auto refresh current; tCK = tCK(IDD); Refresh command at every tRFC(IDD) interval; CKE is HIGH, CS\ is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	IDD5B	7,740	mA	
Self refresh current; CK and CK\ at 0V; CKE = 0.2V; Other control and address bus inputs are FLOATING; Data bus inputs are FLOATING	IDD6	252	mA	
Operating bank interleave read current; All bank interleaving reads, IOU _T = 0mA; BL = 4, CL = CL(IDD), AL = tRCD(IDD)-1*tCK(IDD); tCK = tCK(IDD), tRC = tRC(IDD), tRRD = tRRD(IDD), tRCD = 1*tCK(IDD); CKE is HIGH, CS\ is HIGH between valid commands; Address bus inputs are STABLE during Deselects; Data pattern is same as IDD4R; Refer to the following page for detailed timing conditions	IDD7	5,166	mA	

Note: 1. Value calculated as one module rank in this operating condition, all other module ranks in IDD2P (CKE low) Mode.
2. Value calculated reflects all module ranks in the operating condition.

TS7QRT22220-6S

240PIN DDR2 667 Registered DIMM
4096MB With 256Mx4 CL5


Input AC Logic Level

Parameter	Symbol	Min	Max	Unit	Note
Input High (Logic 1) Voltage, DQ, DQS and DM signals	VIH(AC)	VREF + 0.250	VDD	V	
Input Low (Logic 0) Voltage, DQ, DQS and DM signals	VIL(AC)	0	VREF - 0.250	V	

AC Input Test Condition

Condition	Symbol	Value	Unit	Note
Input reference voltage	VREF	0.5*VDDQ	V	1
Input signal maximum peak to peak swing	VSWING(MAX)	1.0	V	1
Input signal minimum slew rate	SLEW	1.0	V/ns	2,3

- Note: 1. Input waveform timing is referenced to the input signal crossing through the VIH/IL(AC) level applied to the device under test.
2. The input signal minimum slew rate is to be maintained over the range from VREF to VIH(AC) min for rising edges and the range from VREF to VIL(AC) max for falling edges as shown in the below figure.
3. AC timings are referenced with input waveforms switching from VIL(AC) to VIH(AC) on the positive transitions and VIH(AC) to VIL(AC) on the negative transitions.



$$\text{Falling Slew} = \frac{V_{REF} - V_{IL(AC)max}}{\text{delta TF}} \quad \text{Rising Slew} = \frac{V_{IH(AC)min} - V_{REF}}{\text{delta TR}}$$

AC Input Test Signal Waveform

Input/Output Capacitance (VDD = 1.8V, VDDQ = 1.8V, TA = 25°C)

Parameter	Symbol	Min	Max	Unit
Input capacitance (CK and /CK)	CCK	-	11	pF
Input capacitance (CKE and /CS)	Cl1	-	12	pF
Input capacitance (A0~A12, BA0~BA2, /RAS, /CAS, /WE)	Cl2	-	12	pF
Input capacitance (DQ, DM, DQS, /DQS)	CIO	-	10	pF

Note: DM is internally loaded to match DQ and DQS identically.

TS7QRT22220-6S

240PIN DDR2 667 Registered DIMM
4096MB With 256Mx4 CL5

Timing Parameters & Specifications

(These AC characteristics were tested on the Component)

Parameter	Symbol	Min	Max	Unit	Note
DQ output access time from CK & /CK	tAC	-450	+450	ps	
DQS output access time from CK & /CK	tDQSCK	-400	+400	ps	
CK high-level width	tCH	0.48	0.52	tCK	
CK low-level width	tCL	0.48	0.52	tCK	
CK half period	tHP	min(tCL,tCH)	X	ps	
Clock cycle time, CL=x	tCK	3000	8000	ps	
DQ and DM input hold time	tDH	175	x	ps	
DQ and DM input setup time	tDS	100	X	ps	
Control & Address input pulse width for each input	tIPW	0.6	x	tCK	
DQ and DM input pulse width for each input	tDIPW	0.35	X	tCK	
Data-out high-impedance time from CK/CK	tHZ	X	tAC max	ps	
DQS low-impedance time from CK/CK	tLZ(DQS)	tAC min	tAC max	ps	
DQ low-impedance time from CK/CK	tLZ(DQ)	2*tAC min	TAC max	ps	
DQS-DQ skew for DQS and associated DQ signals	tDQSQ	X	240	ps	
DQ hold skew factor	tQHS	X	340	ps	
DQ/DQS output hold time from DQS	tQH	tHP - tQHS	X	ps	
Write command to first DQS latching transition	tDQSS	-0.25	+0.25	tCK	
DQS input high pulse width	tDQSH	0.35	X	tCK	
DQS input low pulse width	tDQSL	0.35	X	tCK	
DQS falling edge to CK setup time	tDSS	0.2	X	tCK	
DQS falling edge hold time from CK	tDSH	0.2	X	tCK	
Mode register set command cycle time	tMRD	2	X	tCK	
Write postamble	tWPST	0.4	0.6	tCK	
Write preamble	tWPRE	0.35	X	tCK	
Address and control input hold time	tIPW	275	X	ps	
Address and control input setup time	tIS	200	X	ps	
Read preamble	tRPRE	0.9	1.1	tCK	
Read postamble	tRPST	0.4	0.6	tCK	
Active to active command period for 1KB page size products	tRRD	7.5	X	ns	
Active to active command period for 2KB page size products	tRRD	10	X	ns	
Four Activate Window for 1KB page size products	tFAW	37.5		ns	
Four Activate Window for 2KB page size products	tFAW	50		ns	
/CAS to /CAS command delay	tCCD	2		tCK	

TS7QRT22220-6S

240PIN DDR2 667 Registered DIMM
4096MB With 256Mx4 CL5

Write recovery time	tWR	15	X	ns	
Auto precharge write recovery + precharge time	tDAL	WR+tRP	X	tCK	
Internal write to read command delay	tWTR	7.5	X	ns	
Internal read to precharge command delay	tRTP	7.5		ns	
Exit self refresh to a non-read command	tXSNR	tRFC + 10		ns	
Exit self refresh to a read command	tXSRD	200		tCK	
Exit precharge power down to any non-read command	tXP	2	X	tCK	
Exit active power down to read command	tXARD	2	X	tCK	
Exit active power down to read command (Slow exit, Lower power)	tXARDS	7 - AL		tCK	
CKE minimum pulse width (high and low pulse width)	tCKE	3		tCK	
ODT turn-on delay	tAOND	2	2	tCK	
ODT turn-on	tAON	tAC(min)	tAC(max)+1	ns	
ODT turn-on(Power-Down mode)	tAONPD	tAC(min)+2	2tCK+ tAC(max)+1	ns	
ODT turn-off delay	tAOFD	2.5	2.5	tCK	
ODT turn-off	tAOF	tAC(min)	tAC(max)+ 0.6	ns	
ODT turn-off (Power-Down mode)	tAOFPD	tAC(min)+2	2.5tCK+ tAC(max)+1	ns	
ODT to power down entry latency	tANPD	3		tCK	
ODT power down exit latency	tAXPD	8		tCK	
OCD drive mode output delay	tOIT	0	12	ns	
Minimum time clocks remains ON after CKE asynchronously drops LOW	tDelay	tIS+tCK+tIH		ns	

SERIAL PRESENCE DETECT SPECIFICATION

Serial Presence Detect			
Byte No.	Function Described	Standard Specification	Vendor Part
0	# of Serial PD Bytes written during module production	128bytes	80
1	Total # of Bytes of S.P.D Memory Device	256bytes	08
2	Fundamental Memory Type	DDR2 SDRAM	08
3	# of Row Addresses on this Assembly	14	0E
4	# of Column Addresses on this Assembly	11	0B
5	# of Module Rows on this Assembly	2 ROW, Planar, 30.0mm	61
6	Data Width of this Assembly	72bits	48
7	Reserved	-	00
8	VDDQ and Interface Standard of this Assembly	SSTL 1.8V	05
9	DDR2 SDRAM cycle time at Max. Supported CAS latency=X	30ns	30
10	DDR2 SDRAM Access time from clock at CL=X	±0.45ns	45
11	DIMM configuration type (non-parity, Parity, ECC)	ECC	06
12	Refresh Rate	7.8us	82
13	Primary DDR2 SDRAM Width	X4	04
14	Error Checking DDR2 SDRAM Width	X4	04
15	Reserved	-	00
16	DDR2 SDRAM device attributes: Burst lengths supported	4,8	0C
17	DDR2 SDRAM device attributes: # of banks on each DDR2 SDRAM device	8 banks	08
18	DDR2 SDRAM device attributes: CAS Latency supported	5,4,3	38
19	Module thickness	-	01
20	DIMM type information	Regular RDIMM	01
21	DDR2 SDRAM Module Attributes	1 PLL, 2 Registers	05
22	DDR2 SDRAM Device Attributes: General	Supports weak driver	03
23	DDR2 SDRAM Cycle Time CL=X-1	3.75ns	3D
24	DDR SDRAM Access from Clock CL=X-1	±0.45ns	45
25	DDR SDRAM Cycle Time CL=X-2	5.0ns	50
26	DDR SDRAM Access from Clock CL=X-2	±0.45ns	45
27	Minimum Row Precharge Time (tRP)	15ns	3C
28	Minimum Row Active to Row Activate delay (tRRD)	7.5ns	1E
29	Minimum RAS to CAS Delay (tRCD)	15ns	3C
30	Minimum active to Precharge time (tRAS)	45ns	2D
31	Module ROW density	4GB	02
32	Command and address setup time before clock(=tIS)	0.20ns	20
33	Command and address hold time after clock(=tIH)	0.27ns	27
34	Data input setup time before strobe(=tDS)	0.10ns	10
35	Data input hold time after strobe(=tDH)	0.17ns	17
36	Write recovery time(=tWR)	15ns	3C
37	Internal write to read command delay(=tWTR)	30ns	1E
38	Internal read to precharge command delay(=tRTP)	7.5ns	1E
39	Memory analysis probe characteristics	-	00
40	Reserved	TRCF(127.5ns)	06

TS7QRT22220-6S

240PIN DDR2 667 Registered DIMM
4096MB With 256Mx4 CL5

41	DDR SDRAM Minimum Active to Active/Auto Refresh Time(tRC)	60ns	3C					
42	DDR SDRAM Minimum Auto-Refresh to Active/Auto-Refresh Command Period (tRFC)	127.5ns	7F					
43	DDR SDRAM Maximum Device Cycle Time (tCK max)	8ns	80					
44	DDR SDRAM DQS-DQ Skew for DQS and associated DQ signals (tDQSQ max)	0.24ns	18					
45	DDR SDRAM Read Data Hold Skew Factor (tQHS)	0.45ns	22					
46	PLL Relock Time	15us	0F					
47~61	Superset Information	-	00					
62	SPD Data Revision Code	REV 1.2	12					
63	Checksum for Bytes 0-62	-	10					
64-71	Manufacturers JEDEC ID	Transcend	7F, 4F					
72	Manufacturing Location	T	54					
73-90	Manufacturers Part Number	TS512MQR72V6T	54	53	35	31	32	4D
			51	52	37	32	56	36
			54	20	20	20	20	20
91-92	Revision Code	-	-					
93-94	Manufacturing Date	By Manufacturer	Variable					
95-98	Assembly Serial Number	By Manufacturer	Variable					
99-127	Manufacturer Specific Data	-	-					
128~255	Open for customer use	Undefined	-					